aboutsummaryrefslogtreecommitdiff
path: root/clang/test/CodeGenCXX
diff options
context:
space:
mode:
authorSudharsan Veeravalli <quic_svs@quicinc.com>2025-08-19 11:14:14 +0530
committerGitHub <noreply@github.com>2025-08-19 11:14:14 +0530
commitc00b04a7e041bcf0aaf92cf9aacfe536458f1911 (patch)
tree76d7ed3a6abbc7e23de46e98e1db5ca5214fb358 /clang/test/CodeGenCXX
parent6f7c77fe900ec41b75ca1b9f43355ad8e3e170d7 (diff)
downloadllvm-main.zip
llvm-main.tar.gz
llvm-main.tar.bz2
[RISCV] Generate QC_INSB/QC_INSBI instructions from OR of AND Imm (#154023)HEADmain
Generate QC_INSB/QC_INSBI from `or (and X, MaskImm), OrImm` iff the value being inserted only sets known zero bits. This is based on a similar DAG to DAG transform done in `AArch64`.
Diffstat (limited to 'clang/test/CodeGenCXX')
0 files changed, 0 insertions, 0 deletions