aboutsummaryrefslogtreecommitdiff
path: root/clang/lib/Lex/ModuleMap.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@sifive.com>2023-07-11 09:53:56 -0700
committerCraig Topper <craig.topper@sifive.com>2023-07-11 09:53:56 -0700
commit11051d7d864bc4afdb9ec85b20825fcbf5a40022 (patch)
tree1d8e8e2e38c439108ec82232b49c6efb376f6389 /clang/lib/Lex/ModuleMap.cpp
parent8b19cbfd772f8c2df43736610d0d08058508f93a (diff)
downloadllvm-11051d7d864bc4afdb9ec85b20825fcbf5a40022.zip
llvm-11051d7d864bc4afdb9ec85b20825fcbf5a40022.tar.gz
llvm-11051d7d864bc4afdb9ec85b20825fcbf5a40022.tar.bz2
[RISCV] Constrain register class before replaceRegWith in RISCVMergeBaseOffset.
The register being replaced might have a more restrictive register class due to requirements of the using instruction. We should constrain the register class to preserve any restrictions. This was found in our downstream on a custom instruction. I don't have a test case for upstream currently. Differential Revision: https://reviews.llvm.org/D154920
Diffstat (limited to 'clang/lib/Lex/ModuleMap.cpp')
0 files changed, 0 insertions, 0 deletions