aboutsummaryrefslogtreecommitdiff
path: root/clang/lib/CodeGen/CodeGenModule.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@sifive.com>2023-12-20 09:52:02 -0800
committerGitHub <noreply@github.com>2023-12-20 09:52:02 -0800
commitb03f0c596a180399f7730ed75d78055c81b3d771 (patch)
tree724c3176eef850c380067c54af95464fe8f14f6d /clang/lib/CodeGen/CodeGenModule.cpp
parent7a87ff64e1fe970adcc41b7fc664fb5fd8410a68 (diff)
downloadllvm-b03f0c596a180399f7730ed75d78055c81b3d771.zip
llvm-b03f0c596a180399f7730ed75d78055c81b3d771.tar.gz
llvm-b03f0c596a180399f7730ed75d78055c81b3d771.tar.bz2
[RISCV] Add sifive-p450 CPU. (#75760)
This is an out of order core with no vector unit. More information: https://www.sifive.com/cores/performance-p450-470 Scheduler model and other tuning will come in separate patches.
Diffstat (limited to 'clang/lib/CodeGen/CodeGenModule.cpp')
0 files changed, 0 insertions, 0 deletions