aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorNAKAMURA Takumi <geek4civic@gmail.com>2016-05-10 17:16:12 +0000
committerNAKAMURA Takumi <geek4civic@gmail.com>2016-05-10 17:16:12 +0000
commitd4fbaef2b0b0ce277a8499d5bdac928f06a0ee1c (patch)
treea16b1cafa742ef9a484c2a408cc3e3518efd9c77
parentd86b2d6b1e4efd858fc04bae7cf3884ef4f5bb03 (diff)
downloadllvm-d4fbaef2b0b0ce277a8499d5bdac928f06a0ee1c.zip
llvm-d4fbaef2b0b0ce277a8499d5bdac928f06a0ee1c.tar.gz
llvm-d4fbaef2b0b0ce277a8499d5bdac928f06a0ee1c.tar.bz2
clang/test/CodeGen/avx512f-builtins.c: Fix for -Asserts.
llvm-svn: 269079
-rw-r--r--clang/test/CodeGen/avx512f-builtins.c30
1 files changed, 15 insertions, 15 deletions
diff --git a/clang/test/CodeGen/avx512f-builtins.c b/clang/test/CodeGen/avx512f-builtins.c
index 543d2b3..4d3f0ff 100644
--- a/clang/test/CodeGen/avx512f-builtins.c
+++ b/clang/test/CodeGen/avx512f-builtins.c
@@ -93,8 +93,8 @@ void test_mm512_store_si512 (void *__P, __m512i __A)
{
// CHECK-LABEL: @test_mm512_store_si512
// CHECK: load <8 x i64>, <8 x i64>* %__A.addr.i, align 64
- // CHECK: load i8*, i8** %__P.addr.i, align 8
- // CHECK: bitcast i8* %3 to <8 x i64>*
+ // CHECK: [[SI512_3:%.+]] = load i8*, i8** %__P.addr.i, align 8
+ // CHECK: bitcast i8* [[SI512_3]] to <8 x i64>*
// CHECK: store <8 x i64>
_mm512_store_si512 ( __P,__A);
}
@@ -103,8 +103,8 @@ void test_mm512_store_epi32 (void *__P, __m512i __A)
{
// CHECK-LABEL: @test_mm512_store_epi32
// CHECK: load <8 x i64>, <8 x i64>* %__A.addr.i, align 64
- // CHECK: load i8*, i8** %__P.addr.i, align 8
- // CHECK: bitcast i8* %3 to <8 x i64>*
+ // CHECK: [[Si32_3:%.+]] = load i8*, i8** %__P.addr.i, align 8
+ // CHECK: bitcast i8* [[Si32_3]] to <8 x i64>*
// CHECK: store <8 x i64>
_mm512_store_epi32 ( __P,__A);
}
@@ -113,8 +113,8 @@ void test_mm512_store_epi64 (void *__P, __m512i __A)
{
// CHECK-LABEL: @test_mm512_store_epi64
// CHECK: load <8 x i64>, <8 x i64>* %__A.addr.i, align 64
- // CHECK: load i8*, i8** %__P.addr.i, align 8
- // CHECK: bitcast i8* %3 to <8 x i64>*
+ // CHECK: [[SI64_3:%.+]] = load i8*, i8** %__P.addr.i, align 8
+ // CHECK: bitcast i8* [[SI64_3]] to <8 x i64>*
// CHECK: store <8 x i64>
_mm512_store_epi64 ( __P,__A);
}
@@ -192,27 +192,27 @@ __m512d test_mm512_mask_loadu_pd (__m512d __W, __mmask8 __U, void *__P)
__m512i test_mm512_load_si512 (void *__P)
{
// CHECK-LABEL: @test_mm512_load_si512
- // CHECK: load i8*, i8** %__P.addr.i, align 8
- // CHECK: bitcast i8* %1 to <8 x i64>*
- // CHECK: load <8 x i64>, <8 x i64>* %2, align 64
+ // CHECK: [[LI512_1:%.+]] = load i8*, i8** %__P.addr.i, align 8
+ // CHECK: [[LI512_2:%.+]] = bitcast i8* [[LI512_1]] to <8 x i64>*
+ // CHECK: load <8 x i64>, <8 x i64>* [[LI512_2]], align 64
return _mm512_load_si512 ( __P);
}
__m512i test_mm512_load_epi32 (void *__P)
{
// CHECK-LABEL: @test_mm512_load_epi32
- // CHECK: load i8*, i8** %__P.addr.i, align 8
- // CHECK: bitcast i8* %1 to <8 x i64>*
- // CHECK: load <8 x i64>, <8 x i64>* %2, align 64
+ // CHECK: [[LI32_1:%.+]] = load i8*, i8** %__P.addr.i, align 8
+ // CHECK: [[LI32_2:%.+]] = bitcast i8* [[LI32_1]] to <8 x i64>*
+ // CHECK: load <8 x i64>, <8 x i64>* [[LI32_2]], align 64
return _mm512_load_epi32 ( __P);
}
__m512i test_mm512_load_epi64 (void *__P)
{
// CHECK-LABEL: @test_mm512_load_epi64
- // CHECK: load i8*, i8** %__P.addr.i, align 8
- // CHECK: bitcast i8* %1 to <8 x i64>*
- // CHECK: load <8 x i64>, <8 x i64>* %2, align 64
+ // CHECK: [[LI64_1:%.+]] = load i8*, i8** %__P.addr.i, align 8
+ // CHECK: [[LI64_2:%.+]] = bitcast i8* [[LI64_1]] to <8 x i64>*
+ // CHECK: load <8 x i64>, <8 x i64>* [[LI64_2]], align 64
return _mm512_load_epi64 ( __P);
}