aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@sifive.com>2025-06-16 11:24:33 -0700
committerGitHub <noreply@github.com>2025-06-16 11:24:33 -0700
commita3d35b87eacece8cdbb4615ff6c65003773f5cbf (patch)
treef4f38c9e0de52f7ff248ed7bc3e9c714a0627af2
parent3f794759f4f2c0ba248a21fb3ec9eb4ff7e35724 (diff)
downloadllvm-a3d35b87eacece8cdbb4615ff6c65003773f5cbf.zip
llvm-a3d35b87eacece8cdbb4615ff6c65003773f5cbf.tar.gz
llvm-a3d35b87eacece8cdbb4615ff6c65003773f5cbf.tar.bz2
[RISCV] Use RISCV::RVVBitsPerBlock instead of 64 in getLMUL1VT. NFC (#144401)
-rw-r--r--llvm/lib/Target/RISCV/RISCVISelLowering.cpp2
-rw-r--r--llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp2
2 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
index 7cfada6..779786f 100644
--- a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -3499,7 +3499,7 @@ getVSlideup(SelectionDAG &DAG, const RISCVSubtarget &Subtarget, const SDLoc &DL,
}
static MVT getLMUL1VT(MVT VT) {
- assert(VT.getVectorElementType().getSizeInBits() <= 64 &&
+ assert(VT.getVectorElementType().getSizeInBits() <= RISCV::RVVBitsPerBlock &&
"Unexpected vector MVT");
return MVT::getScalableVectorVT(
VT.getVectorElementType(),
diff --git a/llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp b/llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
index fcc9d39..0093c92 100644
--- a/llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
+++ b/llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
@@ -604,7 +604,7 @@ InstructionCost RISCVTTIImpl::getSlideCost(FixedVectorType *Tp,
// Consolidate!
static MVT getLMUL1VT(MVT VT) {
- assert(VT.getVectorElementType().getSizeInBits() <= 64 &&
+ assert(VT.getVectorElementType().getSizeInBits() <= RISCV::RVVBitsPerBlock &&
"Unexpected vector MVT");
return MVT::getScalableVectorVT(
VT.getVectorElementType(),