aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2019-08-29 15:10:12 -0400
committerMatt Arsenault <Matthew.Arsenault@amd.com>2019-11-06 16:06:37 -0800
commit9f9f42dbc5f54bbee6785a62acc8cd7e5ed12ea5 (patch)
tree78cfe903789ad7d26ac81e9b25352eaa996876a3
parente511c4b0dff1692c267addf17dce3cebe8f97faa (diff)
downloadllvm-9f9f42dbc5f54bbee6785a62acc8cd7e5ed12ea5.zip
llvm-9f9f42dbc5f54bbee6785a62acc8cd7e5ed12ea5.tar.gz
llvm-9f9f42dbc5f54bbee6785a62acc8cd7e5ed12ea5.tar.bz2
TableGen: Remove assert that pattern results match input number
AMDGPU has some atomic instructions that do not return the previous result, and can only be selected if there are no uses. The source pattern will only match if the use is empty, so it should be safe to discard the result.
-rw-r--r--llvm/utils/TableGen/DAGISelMatcherGen.cpp1
1 files changed, 0 insertions, 1 deletions
diff --git a/llvm/utils/TableGen/DAGISelMatcherGen.cpp b/llvm/utils/TableGen/DAGISelMatcherGen.cpp
index 49c09c7..6a86868 100644
--- a/llvm/utils/TableGen/DAGISelMatcherGen.cpp
+++ b/llvm/utils/TableGen/DAGISelMatcherGen.cpp
@@ -1047,7 +1047,6 @@ void MatcherGen::EmitResultCode() {
}
}
- assert(Ops.size() >= NumSrcResults && "Didn't provide enough results");
SmallVector<unsigned, 8> Results(Ops);
// Apply result permutation.