aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHal Finkel <hfinkel@anl.gov>2014-12-09 02:43:05 +0000
committerHal Finkel <hfinkel@anl.gov>2014-12-09 02:43:05 +0000
commite354bf82bab9daf0671f76b110a832679fa58b65 (patch)
tree4b10273a2432179b65579f7e650e673e453ffe8e
parent651925a49600deed1a3183c5d1c5d71e9a884674 (diff)
downloadllvm-llvmorg-3.5.1-rc1.zip
llvm-llvmorg-3.5.1-rc1.tar.gz
llvm-llvmorg-3.5.1-rc1.tar.bz2
Fixup backport of r223318llvmorg-3.5.1-rc1
TM.getSubtargetImpl()->getRegisterInfo() needs to be TM.getRegisterInfo() in 3.5. llvm-svn: 223749
-rw-r--r--llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp b/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
index 4c7dabb..5796059 100644
--- a/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
+++ b/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
@@ -177,7 +177,7 @@ namespace {
std::vector<SDValue> &OutOps) override {
// We need to make sure that this one operand does not end up in r0
// (because we might end up lowering this as 0(%op)).
- const TargetRegisterInfo *TRI = TM.getSubtargetImpl()->getRegisterInfo();
+ const TargetRegisterInfo *TRI = TM.getRegisterInfo();
const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF, /*Kind=*/1);
SDValue RC = CurDAG->getTargetConstant(TRC->getID(), MVT::i32);
SDValue NewOp =