aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
main[BOLT] Avoid repeated hash lookups (NFC) (#111782)Kazu Hirata100 min.
users/aaupov/spr/bolt-allow-builtin_unreachable-to-be-at-maxsize-addressfix indentationAmir Ayupov5 hours
users/aaupov/spr/main.bolt-allow-builtin_unreachable-to-be-at-maxsize-address[๐˜€๐—ฝ๐—ฟ] changes to main this commit is based onMaksim Panchenko5 hours
users/arsenm/amdgpu-global-isel-fix-atomic-extloadsAMDGPU/GlobalISel: Handle atomic sextload and zextloadMatt Arsenault11 hours
users/arsenm/amdgpu-globalisel-missing-m0-zextload-sextloadAMDGPU/GlobalISel: Insert m0 initialization before sextload/zextloadMatt Arsenault11 hours
users/arsenm/globalisel-fix-duplicating-atomic-loadsGlobalISel: Fix combine duplicating atomic loadsMatt Arsenault11 hours
users/dinistro/fix-global-import[MLIR][LLVM] Fix import of globals with references to other globalsChristian Ulmann13 hours
users/fhahn/scevuse!fixup fix formattingFlorian Hahn15 hours
users/lanza/sprcir-build-out-ast-consumer-patterns-to-reach-the-entry-point-into-cirgen-1[๐˜€๐—ฝ๐—ฟ] initial versionNathan Lanza11 hours
users/mizvekov/clang-p0522-complete-implementation[clang] Finish implementation of P0522Matheus Izvekov12 hours
[...]
 
TagDownloadAuthorAge
llvmorg-19.1.1llvmorg-19.1.1.zip  llvmorg-19.1.1.tar.gz  llvmorg-19.1.1.tar.bz2  Tobias Hieta9 days
llvmorg-19.1.0llvmorg-19.1.0.zip  llvmorg-19.1.0.tar.gz  llvmorg-19.1.0.tar.bz2  Tobias Hieta3 weeks
llvmorg-19.1.0-rc4llvmorg-19.1.0-rc4.zip  llvmorg-19.1.0-rc4.tar.gz  llvmorg-19.1.0-rc4.tar.bz2  Tobias Hieta5 weeks
llvmorg-19.1.0-rc3llvmorg-19.1.0-rc3.zip  llvmorg-19.1.0-rc3.tar.gz  llvmorg-19.1.0-rc3.tar.bz2  Tobias Hieta7 weeks
llvmorg-19.1.0-rc2llvmorg-19.1.0-rc2.zip  llvmorg-19.1.0-rc2.tar.gz  llvmorg-19.1.0-rc2.tar.bz2  Tobias Hieta2 months
llvmorg-19.1.0-rc1llvmorg-19.1.0-rc1.zip  llvmorg-19.1.0-rc1.tar.gz  llvmorg-19.1.0-rc1.tar.bz2  Tobias Hieta2 months
llvmorg-20-initllvmorg-20-init.zip  llvmorg-20-init.tar.gz  llvmorg-20-init.tar.bz2  Tobias Hieta3 months
llvmorg-18.1.8llvmorg-18.1.8.zip  llvmorg-18.1.8.tar.gz  llvmorg-18.1.8.tar.bz2  Tom Stellard4 months
llvmorg-18.1.7llvmorg-18.1.7.zip  llvmorg-18.1.7.tar.gz  llvmorg-18.1.7.tar.bz2  Tom Stellard4 months
llvmorg-18.1.6llvmorg-18.1.6.zip  llvmorg-18.1.6.tar.gz  llvmorg-18.1.6.tar.bz2  Tom Stellard5 months
[...]
 
AgeCommit messageAuthorFilesLines
2024-03-19[X86] Add missing subvector_subreg_lowering for BF16 (#83720)llvmorg-18.1.2Phoebe Wang3-1/+25
2024-03-19[C++20] [Moduls] Avoid computing odr hash for functions from comparing constr...Chuanqi Xu9-18/+93
2024-03-19[RISCV] Fix mgather -> riscv.masked.strided.load combine not extending indice...Luke Lau2-16/+16
2024-03-19[RISCV] Adjust test case to show wrong stride. NFCLuke Lau1-9/+9
2024-03-19[RISCV] Add test case for miscompile in gather -> strided load combine. NFCLuke Lau1-0/+47
2024-03-19[TSan] Fix atomicrmw xchg with pointer and floats (#85228)Nikita Popov2-4/+25
2024-03-19[AVR] Remove earlyclobber from LDDRdPtrQ (#85277)Patryk Wychowaniec2-1/+164
2024-03-19Revert "release/18.x: [openmp] __kmp_x86_cpuid fix for i386/PIC builds. (#846...David CARLIER1-10/+0
2024-03-19[PowerPC] Update chain uses when emitting lxsizx (#84892)Qiu Chaofan3-0/+117
2024-03-19[llvm-shlib] Fix the version naming style of libLLVM for Windows (#85710)Martin Storsjรถ1-3/+7
[...]
generated by cgit v1.1 at 2024-10-10 04:59:53 +0000