aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--ChangeLog6
-rw-r--r--sysdeps/sparc/sparc32/fpu/fpu_control.h9
-rw-r--r--sysdeps/sparc/sparc64/fpu/fpu_control.h9
3 files changed, 22 insertions, 2 deletions
diff --git a/ChangeLog b/ChangeLog
index 5891c94..b1c8381 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,9 @@
+1999-03-11 David S. Miller <davem@redhat.com>
+
+ * sysdeps/sparc/sparc32/fpu/fpu_control.h: Add missing trap enable
+ masks.
+ * sysdeps/sparc/sparc64/fpu/fpu_control.h: Likewise.
+
1999-03-15 Ulrich Drepper <drepper@cygnus.com>
* iconv/gconv.h (gconv_fct): Change parameter from `char' to
diff --git a/sysdeps/sparc/sparc32/fpu/fpu_control.h b/sysdeps/sparc/sparc32/fpu/fpu_control.h
index 127f13b..7cbdf6d 100644
--- a/sysdeps/sparc/sparc32/fpu/fpu_control.h
+++ b/sysdeps/sparc/sparc32/fpu/fpu_control.h
@@ -1,5 +1,5 @@
/* FPU control word bits. SPARC version.
- Copyright (C) 1997, 1998 Free Software Foundation, Inc.
+ Copyright (C) 1997, 1998, 1999 Free Software Foundation, Inc.
This file is part of the GNU C Library.
Contributed by Miguel de Icaza
@@ -24,6 +24,13 @@
#include <features.h>
+/* masking of interrupts */
+#define _FPU_MASK_IM 0x08000000
+#define _FPU_MASK_OM 0x04000000
+#define _FPU_MASK_UM 0x02000000
+#define _FPU_MASK_ZM 0x01000000
+#define _FPU_MASK_PM 0x00800000
+
/* precision control */
#define _FPU_EXTENDED 0x00000000 /* RECOMMENDED */
#define _FPU_DOUBLE 0x20000000
diff --git a/sysdeps/sparc/sparc64/fpu/fpu_control.h b/sysdeps/sparc/sparc64/fpu/fpu_control.h
index 82571fc..b684fa9 100644
--- a/sysdeps/sparc/sparc64/fpu/fpu_control.h
+++ b/sysdeps/sparc/sparc64/fpu/fpu_control.h
@@ -1,5 +1,5 @@
/* FPU control word bits. SPARC v9 version.
- Copyright (C) 1997, 1998 Free Software Foundation, Inc.
+ Copyright (C) 1997, 1998, 1999 Free Software Foundation, Inc.
This file is part of the GNU C Library.
Contributed by Miguel de Icaza
@@ -24,6 +24,13 @@
#include <features.h>
+/* masking of interrupts */
+#define _FPU_MASK_IM 0x08000000
+#define _FPU_MASK_OM 0x04000000
+#define _FPU_MASK_UM 0x02000000
+#define _FPU_MASK_ZM 0x01000000
+#define _FPU_MASK_PM 0x00800000
+
/* precision control */
#define _FPU_EXTENDED 0x00000000 /* RECOMMENDED */
#define _FPU_DOUBLE 0x20000000