aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/sparc/fpu/fesetexcept.c
diff options
context:
space:
mode:
authorJoseph Myers <joseph@codesourcery.com>2016-08-16 16:25:57 +0000
committerJoseph Myers <joseph@codesourcery.com>2016-08-16 16:25:57 +0000
commit8b7d13322a7034c1cecbd441185b4d0db96a2a47 (patch)
treeccd7832e724ce64bda7a2cae360e3b0a89875e97 /sysdeps/sparc/fpu/fesetexcept.c
parent3292b26b54afe06a728cf16271d079074740ce80 (diff)
downloadglibc-8b7d13322a7034c1cecbd441185b4d0db96a2a47.zip
glibc-8b7d13322a7034c1cecbd441185b4d0db96a2a47.tar.gz
glibc-8b7d13322a7034c1cecbd441185b4d0db96a2a47.tar.bz2
Add fesetexcept: sparc.
This patch adds a SPARC version of fesetexcept. Untested. * sysdeps/sparc/fpu/fesetexcept.c: New file.
Diffstat (limited to 'sysdeps/sparc/fpu/fesetexcept.c')
-rw-r--r--sysdeps/sparc/fpu/fesetexcept.c31
1 files changed, 31 insertions, 0 deletions
diff --git a/sysdeps/sparc/fpu/fesetexcept.c b/sysdeps/sparc/fpu/fesetexcept.c
new file mode 100644
index 0000000..ef1c5de
--- /dev/null
+++ b/sysdeps/sparc/fpu/fesetexcept.c
@@ -0,0 +1,31 @@
+/* Set given exception flags. SPARC version.
+ Copyright (C) 2016 Free Software Foundation, Inc.
+ This file is part of the GNU C Library.
+
+ The GNU C Library is free software; you can redistribute it and/or
+ modify it under the terms of the GNU Lesser General Public
+ License as published by the Free Software Foundation; either
+ version 2.1 of the License, or (at your option) any later version.
+
+ The GNU C Library is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ Lesser General Public License for more details.
+
+ You should have received a copy of the GNU Lesser General Public
+ License along with the GNU C Library; if not, see
+ <http://www.gnu.org/licenses/>. */
+
+#include <fenv.h>
+
+int
+fesetexcept (int excepts)
+{
+ fenv_t tmp;
+
+ __fenv_stfsr (tmp);
+ tmp |= excepts & FE_ALL_EXCEPT;
+ __fenv_ldfsr (tmp);
+
+ return 0;
+}