aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2023-12-21sim: arm: fix -Wimplicit-fallthrough warningsMike Frysinger4-8/+10
2023-12-21sim: aarch64: fix -Wimplicit-fallthrough warningsMike Frysinger1-14/+26
2023-12-21sim: common: fix -Wimplicit-fallthrough warningsMike Frysinger3-5/+7
2023-12-21sim: add ATTRIBUTE_FALLTHROUGH for local codeMike Frysinger2-0/+6
2023-12-21sim: signal: mark signal callback funcs as noreturn since they don't returnMike Frysinger11-11/+15
2023-12-21sim: sh: add missing breaks to bit processingMike Frysinger1-0/+6
2023-12-21sim: rx: mark abort func as noreturn since it doesn'tMike Frysinger1-1/+1
2023-12-21sim: rx: add missing break to memory writeMike Frysinger1-0/+1
2023-12-21sim: iq2000: add fallback for exit syscallMike Frysinger1-0/+3
2023-12-21sim: cr16: add missing break statementMike Frysinger1-0/+1
2023-12-21sim: arm: add missing breaks to SWI processingMike Frysinger1-0/+2
2023-12-21sim: common: mark engine restart as noreturnMike Frysinger1-1/+1
2023-12-21sim: ppc: phb: add missing break to address decoderMike Frysinger1-0/+1
2023-12-21sim: ppc: mark halt & restart funcs as noreturnMike Frysinger3-6/+6
2023-12-21sim: warnings: enable -Wduplicated-condMike Frysinger2-0/+2
2023-12-21sim: mn10300: fix LAST_TIMER_REG typoMike Frysinger1-1/+1
2023-12-21sim: bfin: clean up astat reg name decode a littleMike Frysinger1-12/+14
2023-12-20sim: common: delete unused scache in some mloop pathsMike Frysinger1-4/+0
2023-12-20sim: cgen: unify the genmloop logic a bitMike Frysinger8-72/+64
2023-12-19sim: frv: enable warnings in memory.cMike Frysinger3-3/+1
2023-12-19sim: common: delete unused argbuf in generated mloop codeMike Frysinger1-2/+0
2023-12-19sim: v850: fix -Wunused-variable warningsMike Frysinger1-1/+0
2023-12-19sim: sh: fix -Wunused-variable warningsMike Frysinger1-3/+1
2023-12-19sim: moxie: fix -Wunused-variable warningsMike Frysinger1-8/+1
2023-12-19sim: msp430: fix -Wunused-variable warningsMike Frysinger1-5/+2
2023-12-19sim: mn10300: fix -Wunused-variable warningsMike Frysinger2-9/+0
2023-12-19sim: mips: fix -Wunused-variable warningsMike Frysinger5-21/+12
2023-12-19sim: microblaze: fix -Wunused-variable warningsMike Frysinger1-6/+0
2023-12-19sim: mcore: fix -Wunused-variable warningsMike Frysinger1-4/+3
2023-12-19sim: m32r: fix -Wunused-variable warningsMike Frysinger1-2/+0
2023-12-19sim: lm32: fix -Wunused-variable warningsMike Frysinger4-15/+1
2023-12-19sim: iq2000: fix -Wunused-variable warningsMike Frysinger2-2/+0
2023-12-19sim: h8300: fix -Wunused-variable warningsMike Frysinger1-7/+0
2023-12-19sim: ft32: fix -Wunused-variable warningsMike Frysinger1-6/+0
2023-12-19sim: frv: fix -Wunused-variable warningsMike Frysinger6-19/+3
2023-12-19sim: erc32: fix -Wunused-variable warningsMike Frysinger3-5/+4
2023-12-19sim: cris: fix -Wunused-variable warningsMike Frysinger3-6/+0
2023-12-19sim: cr16: fix -Wunused-variable warningsMike Frysinger1-3/+2
2023-12-19sim: bpf: fix -Wunused-variable warningsMike Frysinger1-2/+0
2023-12-19sim: bfin: fix -Wunused-variable warningsMike Frysinger1-1/+0
2023-12-19sim: aarch64: fix -Wunused-variable warningsMike Frysinger1-1/+0
2023-12-19sim: common: fix -Wunused-variable warningsMike Frysinger6-14/+10
2023-12-19cpu: cris: drop some unused varsMike Frysinger2-5/+5
2023-12-18Yet another fix for mcore-sim (rotli)Jeff Law2-1/+32
2023-12-17sim: warnings: add more flagsMike Frysinger2-0/+6
2023-12-16sim: cr16: clean up unused insn operandsMike Frysinger1-4/+2
2023-12-15sim: sh: adjust some dsp insn masksMike Frysinger1-3/+3
2023-12-15sim: sh: tidy up gencode slightlyMike Frysinger1-68/+72
2023-12-15sim: bfin: fix typo in bf52x portsMike Frysinger1-6/+6
2023-12-15sim: warnings: enable -Wunused-but-set-variableMike Frysinger2-2/+2