aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2008-09-08This commit was manufactured by cvs2svn to create branch 'binutils-binutils-2_19-branchpointnobody3078-1026193/+0
2008-07-29 * common/genmloop.sh: Add new parameter: -shell to specify theNick Clifton7-8/+29
2008-07-11 * common.m4: Add test for libz and zlib.h.Hans-Peter Nilsson1-0/+4
2008-07-11 * configure: Regenerate to track ../common/common.m4 changes.Hans-Peter Nilsson48-123/+4819
2008-07-11 * configure.ac: Add test for libz and zlib.h.Hans-Peter Nilsson5-15/+308
2008-07-11 * cris/configure: Regenerate to track ../common/common.m4 changes.Hans-Peter Nilsson3-0/+292
2008-07-11 * common.m4: Add test for libz and zlib.h.Hans-Peter Nilsson3-0/+287
2008-07-11 * interp.c (hash): Remove incorrect prototype.Hans-Peter Nilsson2-1/+4
2008-06-17* m32c.opc (BRK, GDBBRK): Remove debug logic.DJ Delorie5-8/+24
2008-06-092008-06-09 Joel Sherrill <joel.sherrill@oarcorp.com>Michael Snyder2-1/+5
2008-06-07sim:Joseph Myers52-52/+3348
2008-06-06Oops, missed some warnings.DJ Delorie5-1/+9
2008-06-06* Makefile.in: Add Timer A support.DJ Delorie18-67/+519
2008-05-09 * ppc/altivec.igen (vperm): Latch inputs into temporaries.Joel Brobecker2-2/+11
2008-05-05Added 3 miscellaneous testcases like read32.ms uread16.ms hw-trap.ms.M R Swami Reddy3-0/+44
2008-05-05These files removed.M R Swami Reddy3-131/+0
2008-05-05Add the change for testcases comment update and new testcases addition.M R Swami Reddy1-0/+14
2008-05-05Update testcase comment.M R Swami Reddy53-60/+315
2008-05-05Comment changeM R Swami Reddy1-2/+2
2008-05-05Updated the sim engine's ecode logic and commit the code changesM R Swami Reddy1-0/+6
2008-05-05Update for code standardsM R Swami Reddy1-70/+62
2008-05-05Cleaned up unwanted code and fixed BIT operations simulation.M R Swami Reddy1-66/+14
2008-05-05Update simops struct members and PSR bits.M R Swami Reddy1-11/+12
2008-05-05Fix typo.M R Swami Reddy1-3/+3
2008-05-05 Update the machine code decode algorithm using hash table.M R Swami Reddy1-456/+584
2008-04-142008-04-14 Hans Kester <kester.hans@gmail.com>Daniel Jacobowitz2-1/+5
2008-04-08 allinsn.exp: Removed target_alias and global_ld_options.M R Swami Reddy2-2/+4
2008-04-08Modified Files:M R Swami Reddy1-0/+7
2008-04-08Added Files:M R Swami Reddy10-0/+14538
2008-04-08 * configure.ac: Add an entry for National CR16 target.M R Swami Reddy2-0/+12
2008-04-08 ChangeLog: sim/cr16/: New directory. Added tests for CR16 simulator.M R Swami Reddy1-0/+43
2008-04-08 ChangeLog: New fileM R Swami Reddy1-0/+23
2008-04-08 New files: Testcases for cr16 instruction set.M R Swami Reddy123-0/+2714
2008-04-08 testutils.inc: New file: Test macros for cr16 target.M R Swami Reddy1-0/+72
2008-04-08 allinsn.exp misc.exp: New files: Test run scriptsM R Swami Reddy2-0/+45
2008-04-08 gennltvals.sh: Add cr16 target sys macros.M R Swami Reddy3-0/+45
2008-04-08Updated the MAINTAINERS file: Add myself as maintainer of cr16 port.M R Swami Reddy1-0/+4
2008-04-08Add myself as maintainer of cr16 port.M R Swami Reddy1-0/+1
2008-03-14 * configure.ac: Pass ../../intl to ZW_GNU_GETTEXT_SISTER_DIR.Nick Hudson3-3/+8
2008-02-06* simops.c (OP_1C007E0): Compensate for 64 bit hosts.DJ Delorie3-9/+17
2008-02-06Index: ChangeLogDJ Delorie23-100/+1579
2008-02-042008-02-04 Antony King <antony.king@st.com>Andrew Stubbs2-13/+12
2008-01-01 Updated copyright notices for most files.Daniel Jacobowitz295-294/+323
2007-12-19* frv/frv.c (frvbf_cut): Only look at the six LSBs ofDJ Delorie2-0/+6
2007-11-08 * sim/cris/asm/x0-v10.ms, sim/cris/asm/x0-v32.ms: TweakHans-Peter Nilsson3-4/+9
2007-10-22sim/mips/Richard Sandiford2-23/+98
2007-10-22 * sim/cris/asm/testutils.inc (test_move_cc): Add missing call toHans-Peter Nilsson14-31/+225
2007-10-22 * cris/arch.c, cris/arch.h, cris/cpuall.h, cris/cpuv10.c,Hans-Peter Nilsson19-222/+265
2007-10-15 * NEWS: Document target described register support for PowerPC.Daniel Jacobowitz2-5/+14
2007-10-112007-10-11 Jesper Nilsson <jesper.nilsson@axis.com>Daniel Jacobowitz6-8/+60
generated by cgit v1.1 at 2024-07-03 19:48:35 +0000