aboutsummaryrefslogtreecommitdiff
path: root/sim/rx
AgeCommit message (Expand)AuthorFilesLines
2022-04-04sim: fixes for libopcodes styled disassemblerAndrew Burgess1-1/+13
2022-01-01sim: tweak copyright lines for gnulib update-copyrightMike Frysinger1-1/+1
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker21-21/+21
2021-12-09sim: use ## for automake commentsMike Frysinger1-16/+16
2021-11-28sim: iq2000/lm32/m32c/moxie/rx: switch to new target-newlib-syscall.hMike Frysinger1-10/+10
2021-11-19sim: install various doc filesMike Frysinger1-0/+19
2021-11-06sim: arm/bfin/rx: undefine page size from system headersMike Frysinger1-0/+2
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-06-22sim: rx: merge with common configure scriptMike Frysinger5-2939/+16
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger2-38/+30
2021-06-20sim: rx: scope the unique configure flagMike Frysinger4-22/+34
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger2-124/+0
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: unify various library testing logicMike Frysinger2-141/+6
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger2-5/+8
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger2-6/+6
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger2-2/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger3-280/+47
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger3-8/+5
2021-06-13sim: rx: move cycle-accurate settings to CPPFLAGSMike Frysinger5-10/+15
2021-06-12sim: rx: replace cycle-stats with common profile settingsMike Frysinger7-63/+29
2021-06-12sim: unify bug & package settingsMike Frysinger3-87/+2
2021-06-12sim: unify debug/stdio/trace/profile build settingsMike Frysinger2-150/+2
2021-06-12sim: unify environment build settingsMike Frysinger3-32/+2
2021-06-12sim: unify assert build settingsMike Frysinger4-28/+6
2021-06-12sim: unify platform function & header testsMike Frysinger3-552/+6
2021-05-16sim: switch config.h usage to defs.hMike Frysinger12-10/+33
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger3-2/+19
2021-05-14sim: create header namespaceMike Frysinger4-4/+10
2021-05-05sim: m32c/rl78/rx: fix command parsingMike Frysinger2-26/+20
2021-05-04sim: add support for build-time ar & ranlibMike Frysinger2-2/+14
2021-05-04sim: clean up bfd_vma printingMike Frysinger2-3/+9
2021-05-03sim: add ATTRIBUTE_PRINTF / ATTRIBUTE_NULL_PRINTF where necessarySimon Marchi2-1/+5
2021-05-01sim: nrun: add local strsignal prototypeMike Frysinger3-2/+12
2021-05-01sim: rx: cast bfd_vma when printingMike Frysinger2-1/+5
2021-04-26sim: nltvals: unify common syscall tablesMike Frysinger2-3/+4
2021-04-26sim: enable hardware support by defaultMike Frysinger4-6/+121
2021-04-22Do not check for sys/time.h or sys/times.hTom Tromey3-14/+6
2021-04-22Remove LIBS from two sim MakefilesTom Tromey2-2/+4
2021-04-22Remove and modernize dependencies in simTom Tromey2-16/+5
2021-04-22Require GNU makeTom Tromey2-67/+6
2021-04-21sim: regen against sim/m4/Mike Frysinger2-7/+11
generated by cgit v1.1 at 2024-11-14 11:52:45 +0000