| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2022-01-01 | Automatic Copyright Year update after running gdb/copyright.py | Joel Brobecker | 1 | -1/+1 |
| 2021-11-28 | sim: riscv: switch to new target-newlib-syscall | Mike Frysinger | 1 | -0/+2 |
| 2021-11-16 | sim: callback: expose argv & environ | Mike Frysinger | 1 | -0/+5 |
| 2021-11-16 | sim: keep track of program environment strings | Mike Frysinger | 1 | -0/+6 |
| 2021-11-15 | sim: split program path out of argv vector | Mike Frysinger | 1 | -4/+1 |
| 2021-06-30 | sim: move default model to the runtime sim state | Mike Frysinger | 1 | -0/+1 |
| 2021-06-30 | sim: namespace sim_machs | Mike Frysinger | 1 | -0/+3 |
| 2021-06-17 | sim: overhaul & unify endian settings management | Mike Frysinger | 1 | -0/+3 |
| 2021-05-17 | sim: riscv: invert sim_state storage | Mike Frysinger | 1 | -1/+2 |
| 2021-05-16 | sim: switch config.h usage to defs.h | Mike Frysinger | 1 | -1/+2 |
| 2021-04-12 | sim: cgen: move cgen_cpu_max_extra_bytes logic into the common code | Mike Frysinger | 1 | -1/+1 |
| 2021-02-04 | sim: riscv: new port | Mike Frysinger | 1 | -0/+153 |
 |
index : rocket-tools/riscv-gnu-toolchain/gdb.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |