aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/configure.in
AgeCommit message (Expand)AuthorFilesLines
2003-01-052003-01-04 Richard Sandiford <rsandifo@redhat.com>Chris Demetriou1-0/+227
2003-01-052003-01-04 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-0/+1
2002-06-142002-06-14 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-1/+1
2002-06-032002-06-03 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-0/+4
2002-03-122002-03-12 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-0/+16
1999-04-26import gdb-19990422 snapshotStan Shebs1-0/+1
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+170
1999-04-16Initial creation of sourceware repositoryStan Shebs1-500/+0
1999-02-04improve sanitationGavin Romig-Koch1-0/+2
1998-12-30Tue Dec 29 16:03:53 1998 Rainer Orth <ro@TechFak.Uni-Bielefeld.DE>Stan Shebs1-1/+1
1998-12-30* eCos->devo merge; tx3904 sanitize tags removedFrank Ch. Eigler1-2/+0
1998-12-16New 'hack' generatorGavin Romig-Koch1-3/+12
1998-12-145xxx and elGavin Romig-Koch1-4/+5
1998-12-13for bfd:Gavin Romig-Koch1-1/+1
1998-12-12 * configure.in (mips64vr4xxx): Enable TARGET_ENABLE_FR.Gavin Romig-Koch1-0/+11
1998-11-25Explicitly tag vr41/mips16 instructions.Andrew Cagney1-2/+2
1998-11-23gencode.c: Kill, Kill, Kill....Andrew Cagney1-62/+14
1998-11-23Configure mips64vr4100-elf nee mips64vr41* as a 64 bit mips16 igen simulator.Andrew Cagney1-5/+8
1998-11-23Reconize target mips-tx19-elfAndrew Cagney1-7/+7
1998-11-23Switch mips-lsi-elf mips16 simulator to igen (from gencode).Andrew Cagney1-4/+8
1998-11-12Add configury for mips-lsi-elf target (32 bit MIPS16).Andrew Cagney1-8/+6
1998-10-27* MONSTER sky -> devo mergeFrank Ch. Eigler1-1/+236
1998-08-25* eCos tx3904sio sim - devo part 2/2Frank Ch. Eigler1-16/+18
1998-08-12sanitize-vr5400 -> sanitize-cygnus, for 98r2Ken Raeburn1-4/+4
1998-06-23configure.in: Add -lXext to mips_extra_libsJillian Ye1-1/+1
1998-06-09 * configure.in (mips_fpu_bitsize) : Set this correctly for 32-bit mipsGavin Romig-Koch1-1/+1
1998-06-04* Early check-in of tx3904 timer sim implementation for ECC.Frank Ch. Eigler1-1/+1
1998-05-29Match mips*tx39 not mipst*tx39.Andrew Cagney1-1/+1
1998-05-22Only enable H/W on some mips targets.Andrew Cagney1-4/+6
1998-05-18* Monster patch - may destablize MIPS sims for a little while.Frank Ch. Eigler1-4/+15
1998-05-12* configure.in (SUBTARGET_R3900): Define for mipstx39 target.Andrew Cagney1-0/+6
1998-04-26 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey1-0/+1
1998-04-24 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey1-1/+0
1998-04-21Add configure option --with-sim-funit for sim & gdb.James Lemke1-0/+10
1998-04-15TX19 uses igen by default.Andrew Cagney1-2/+1
1998-04-05aclocal.m4: Don't enable inlining when cross-compiling.Andrew Cagney1-1/+1
1998-04-02Re-do load/store operations so that they work for both 32 and 64 bitAndrew Cagney1-1/+1
1998-03-30 * configure.in (mipstx39*-*-*): Use gencode simulator ratherGavin Romig-Koch1-1/+1
1998-03-18* Added --with-sim-gpu2=<path> option for linking SCEI's GPU2 library withFrank Ch. Eigler1-1/+17
1998-03-03 * vr4320.igen: New file.Gavin Romig-Koch1-0/+13
1998-02-23sim-main.h: Re-arange r5900 registers so that they have their ownAndrew Cagney1-3/+4
1998-02-19Fall back from using igen to using gencode for the mips64vr4100 becauseJohn Metzler1-0/+10
1998-02-15configure.in: add -DTARGET_SKY for mips64r5900-sky-elf configure.Ron Unrau1-1/+1
1998-02-09* Add hardware_init hook.Ian Carmichael1-1/+3
1998-02-06 * Makefile.in (SIM_SKY_OBJS,MIPS_EXTRA_OBJS): New vars.Doug Evans1-0/+8
1998-02-03IGEN - Replace IMEM (IMEM_IMMED) macro with IMEM<insn-size> macro,Andrew Cagney1-2/+14
1998-02-02Make IGEN the generator for all but mips16 simulators.Andrew Cagney1-5/+17
1998-02-01mips: Add multi-processor support for r5900. Others might work.Andrew Cagney1-2/+14
1998-01-31mips - for r5900 generate igen simulator.Andrew Cagney1-0/+1
1998-01-21Use macro GPR_SET(N,VAL) to clear zero registers.Andrew Cagney1-6/+8
generated by cgit v1.1 at 2024-11-14 05:19:05 +0000