aboutsummaryrefslogtreecommitdiff
path: root/sim/cris
AgeCommit message (Expand)AuthorFilesLines
2022-10-11sim/cris: Add ATTRIBUTE_PRINTFTsukasa OI1-1/+1
2022-08-06Don't use BFD_VMA_FMT in gdb and simAlan Modra1-12/+13
2022-06-15sim: fix BFD_VMA format arguments on 32-bit hosts [PR gdb/29184]Sergei Trofimovich1-4/+6
2022-05-13sim: remove use of PTRAlan Modra2-3/+3
2022-04-04sim: fixes for libopcodes styled disassemblerAndrew Burgess1-1/+2
2022-02-14sim cris: Unbreak --disable-sim-hardware buildsHans-Peter Nilsson1-0/+8
2022-02-14sim cris: Correct PRIu32 to PRIx32Hans-Peter Nilsson1-1/+1
2022-01-06sim: cris: migrate to standard uintXX_t typesMike Frysinger7-80/+80
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker29-29/+29
2021-12-09sim: use ## for automake commentsMike Frysinger1-22/+22
2021-11-16sim: callback: expose argv & environMike Frysinger1-4/+12
2021-11-16sim: keep track of program environment stringsMike Frysinger1-2/+8
2021-11-15sim: cris: touch up rvdummy handlingMike Frysinger1-2/+2
2021-11-15sim: split program path out of argv vectorMike Frysinger1-7/+3
2021-11-08sim: cris: clean up missing func prototype warningsMike Frysinger4-6/+6
2021-11-03sim: mloop: mark a few conditionally used funcs as unusedMike Frysinger1-1/+2
2021-11-02sim: hoist cgen mloop rules up to common buildsMike Frysinger2-31/+55
2021-11-01sim: cris: reduce -Wno-error scopeMike Frysinger1-2/+2
2021-10-31sim: tighten up stamp rulesMike Frysinger1-2/+4
2021-10-31sim: silence stamp touch rulesMike Frysinger1-5/+5
2021-10-31sim: standardize move-if-change rulesMike Frysinger1-6/+6
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-06-30sim: cris/frv/iq2000/lm32: merge with common configure scriptMike Frysinger4-2896/+6
2021-06-30sim: unify scache settingsMike Frysinger4-34/+7
2021-06-30sim: move default model to the runtime sim stateMike Frysinger5-28/+9
2021-06-30sim: namespace sim_machsMike Frysinger3-1/+11
2021-06-29sim: cris: remove cgen-ops.h include hackMike Frysinger2-4/+5
2021-06-29sim: model: constify sim_machs storageMike Frysinger2-1/+5
2021-06-28sim: cgen: delete unused record_trace_results functionsMike Frysinger3-16/+5
2021-06-27sim: bpf/cris: include cgen-mem in decodersMike Frysinger3-0/+7
2021-06-24sim: cris: fix a few missing prototype warningsMike Frysinger3-32/+11
2021-06-23sim: cris: override getpid callbackMike Frysinger2-0/+13
2021-06-22sim: cris: fix a few warningsMike Frysinger2-2/+9
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger4-52/+47
2021-06-20sim: cris: clean up printf & abort usage a bitMike Frysinger2-40/+43
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger3-124/+5
2021-06-20sim: unify cgen maintainer settingsMike Frysinger5-45/+6
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: unify various library testing logicMike Frysinger2-141/+6
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger4-106/+116
2021-06-18sim: split sim-signal.h include outMike Frysinger2-0/+5
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger5-56/+11
generated by cgit v1.1 at 2024-11-14 02:13:00 +0000