aboutsummaryrefslogtreecommitdiff
path: root/sim/cr16/interp.c
AgeCommit message (Expand)AuthorFilesLines
2024-01-12Update copyright year range in header of all files managed by GDBAndrew Burgess1-1/+1
2023-12-21sim: cr16: add missing break statementMike Frysinger1-0/+1
2023-12-19sim: cr16: fix -Wunused-variable warningsMike Frysinger1-3/+2
2023-01-01Update copyright year range in header of all files managed by GDBJoel Brobecker1-1/+1
2022-12-25sim: cpu: change default init to handle all cpusMike Frysinger1-1/+1
2022-12-23sim: cr16: move arch-specific settings to internal headerMike Frysinger1-0/+2
2022-12-20sim: move register headers into sim/ namespace [PR sim/29869]Mike Frysinger1-1/+1
2022-11-02sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger1-4/+4
2022-10-31sim: reg: constify store helperMike Frysinger1-2/+2
2022-10-31sim: constify various integer readersMike Frysinger1-1/+1
2022-08-06Don't use BFD_VMA_FMT in gdb and simAlan Modra1-2/+2
2022-01-06sim: cr16: migrate to standard uintXX_t typesMike Frysinger1-17/+17
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker1-1/+1
2021-11-28sim: cr16: switch to new target-newlib-syscallMike Frysinger1-0/+3
2021-11-16sim: cr16: fix build on gcc-12 (NULL comparison)Sergei Trofimovich1-3/+2
2021-11-15sim: split program path out of argv vectorMike Frysinger1-4/+1
2021-06-18sim: split sim-signal.h include outMike Frysinger1-0/+1
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger1-0/+3
2021-05-16sim: switch config.h usage to defs.hMike Frysinger1-1/+3
2021-05-14sim: create header namespaceMike Frysinger1-2/+2
2021-05-04sim: clean up bfd_vma printingMike Frysinger1-1/+2
2021-04-18sim: cr16: fix build warningsMike Frysinger1-2/+3
2021-04-12sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger1-1/+1
2021-01-09sim: cr16/d10v: move storage out of headerMike Frysinger1-0/+2
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger1-2/+4
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger1-3/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-11-15sim: cr16: drop global callback stateMike Frysinger1-8/+3
2015-11-15sim: cr16: convert to common sim engine logicMike Frysinger1-108/+47
2015-11-15sim: cr16: convert to common sim memory modulesMike Frysinger1-469/+14
2015-11-15sim: cr16: push down sd/cpu varsMike Frysinger1-43/+62
2015-11-15sim: cr16: switch to common sim-regMike Frysinger1-13/+46
2015-11-15sim: cr16/d10v: drop redundant call to sim_create_inferiorMike Frysinger1-1/+0
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger1-7/+0
2015-11-10sim: cr16/d10v: localize translation funcsMike Frysinger1-3/+3
2015-04-17sim: arm/cr16/d10v/h8300/microblaze/sh: fill out sim-cpu pc fetch/store helpersMike Frysinger1-0/+21
2015-04-01sim: run: punt!Mike Frysinger1-2/+0
2015-03-30sim: cr16: convert to nrunMike Frysinger1-131/+78
2015-03-30sim: cr16: delete NEED_UI_LOOP_HOOK handlingMike Frysinger1-19/+0
2015-03-30sim: cr16: delete dead codeMike Frysinger1-238/+0
2015-03-29sim: cr16: clean up misc warningsMike Frysinger1-38/+23
2015-03-29sim: cr16: use common configure optionsMike Frysinger1-0/+8
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-03-10sim: constify arg to sim_do_commandMike Frysinger1-1/+1
2014-03-05sim: constify prog_nameMike Frysinger1-1/+1
generated by cgit v1.1 at 2024-07-18 10:20:17 +0000