aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2023-01-14Fix snafu in version number. Regenerate filesbinutils-2_40Nick Clifton2-11/+11
2023-01-14Set development and experimental to false. Update version number to 2.40. A...Nick Clifton3-11/+15
2023-01-04Update year range in copyright notice of binutils filesAlan Modra274-278/+278
2023-01-03Updated translations for various languages and sub-directoriesNick Clifton4-1544/+1453
2022-12-31Update version number and regenerate filesNick Clifton2-254/+264
2022-12-31Add markers for 2.40 branchNick Clifton1-0/+4
2022-12-22x86: correct/improve TSX controlsJan Beulich2-1/+32
2022-12-22x86: add dependencies on SVMEJan Beulich2-7/+49
2022-12-22x86: add dependencies on VMXJan Beulich2-2/+33
2022-12-22x86: correct XSAVE* dependenciesJan Beulich2-8/+10
2022-12-22x86: correct dependencies of a few AVX512 sub-featuresJan Beulich2-10/+10
2022-12-22x86: add dependencies on AVX2Jan Beulich2-9/+31
2022-12-22x86: correct SSE dependenciesJan Beulich2-48/+92
2022-12-22x86: re-work ISA extension dependency handlingJan Beulich2-997/+883
2022-12-21x86: rename CheckRegSize to CheckOperandSizeJan Beulich3-511/+511
2022-12-20Re: x86: remove i386-opc.cAlan Modra1-1/+0
2022-12-19x86: omit Cpu prefixes from opcode tableJan Beulich2-2220/+2238
2022-12-16x86: change representation of extension opcodeJan Beulich3-2286/+2288
2022-12-12x86: further re-work insn/suffix recognition to also cover MOVSXJan Beulich2-945/+892
2022-12-12x86: drop (now) stray IsStringJan Beulich2-26/+26
2022-12-12x86: re-work insn/suffix recognitionJan Beulich2-1290/+1118
2022-12-12x86: revert disassembler parts of "x86: Allow 16-bit register source for LAR ...Jan Beulich1-2/+14
2022-12-12x86: generate template sets data at build timeJan Beulich2-1/+2350
2022-12-12x86: drop sentinel from i386_optab[]Jan Beulich2-23/+0
2022-12-12x86: remove i386-opc.cJan Beulich5-36/+8
2022-12-12x86: instantiate i386_{op,reg}tab[] in gas instead of in libopcodesJan Beulich4-13/+7
2022-12-07PowerPC: Add support for RFC02655 - Saturating Subtract InstructionPeter Bergner1-0/+9
2022-12-07PowerPC: Add support for RFC02656 - Enhanced Load Store with Length InstructionsPeter Bergner1-0/+13
2022-12-06x86: Remove unnecessary vex.w check for xh_mode in disassemblerHaochen Jiang1-17/+12
2022-12-05libopcodes/mips: add support for disassembler stylingAndrew Burgess2-109/+201
2022-12-05opcodes/mips: use .word/.short for undefined instructionsAndrew Burgess1-3/+6
2022-12-03x86: Allow 16-bit register source for LAR and LSLH.J. Lu3-18/+6
2022-12-02x86: drop most OPERAND_TYPE_* (and rework the rest)Jan Beulich2-287/+0
2022-12-02x86: also use D for XCHG and TESTJan Beulich2-57/+9
2022-12-01opcodes: Remove i386-init.h and i386-tbl.h from HFILESH.J. Lu3-6/+0
2022-12-01x86: drop No_ldSufJan Beulich4-11598/+11594
2022-12-01x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIXJan Beulich2-4/+4
2022-12-01x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIXJan Beulich2-8/+8
2022-11-30x86: clean up after removal of support for gcc <= 2.8.1Jan Beulich2-36/+5
2022-11-30x86: drop FloatRJan Beulich4-11255/+11187
2022-11-28RISC-V: Better support for long instructions (disassembler)Tsukasa OI1-5/+9
2022-11-24x86: widen applicability and use of CheckRegSizeJan Beulich2-14/+14
2022-11-24x86: add missing CheckRegSizeJan Beulich2-6/+6
2022-11-24x86: correct handling of LAR and LSLJan Beulich3-6/+50
2022-11-24PR16995, m68k coldfire emac immediate to macsr incorrect disassemblyAlan Modra1-2/+2
2022-11-22opcodes: Correct address for ARC's "isa_config" aux regShahab Vahedi2-1/+7
2022-11-17opcodes: Define NoSuf in i386-opc.tblH.J. Lu1-1847/+1848
2022-11-17i386: Move i386_seg_prefixes to gasH.J. Lu2-11/+0
2022-11-17RISC-V: Add T-Head Int vendor extensionChristoph Müllner1-0/+4
2022-11-17RISC-V: Add T-Head Fmv vendor extensionChristoph Müllner1-0/+4
generated by cgit v1.1 at 2024-07-16 08:05:28 +0000