aboutsummaryrefslogtreecommitdiff
path: root/include/opcode/riscv-opc.h
AgeCommit message (Expand)AuthorFilesLines
2023-09-05RISC-V: Add 'Smcntrpmf' extension and its CSRsTsukasa OI1-4/+12
2023-08-15RISC-V: Add support for the 'Zihintntl' extensionTsukasa OI1-0/+26
2023-08-02Revert "2.41 Release sources"Sam James1-0/+38
2023-08-022.41 Release sourcesbinutils-2_41-releaseNick Clifton1-38/+0
2023-07-18RISC-V: Supports Zcb extension.Jiawei1-0/+38
2023-07-01RISC-V: Add support for the Zvksh ISA extensionChristoph Müllner1-0/+8
2023-07-01RISC-V: Add support for the Zvksed ISA extensionChristoph Müllner1-0/+11
2023-07-01RISC-V: Add support for the Zvknh[a,b] ISA extensionsChristoph Müllner1-0/+11
2023-07-01RISC-V: Add support for the Zvkned ISA extensionChristoph Müllner1-0/+35
2023-07-01RISC-V: Add support for the Zvkg ISA extensionChristoph Müllner1-0/+8
2023-07-01RISC-V: Add support for the Zvbc extensionNathan Huckleberry1-0/+14
2023-07-01RISC-V: Add support for the Zvbb ISA extensionChristoph Müllner1-0/+50
2023-06-30RISC-V: Add support for the Zfa extensionChristoph Müllner1-0/+99
2023-06-27 RISC-V: Support Zicond extensionPhilipp Tomsich1-0/+8
2023-04-26 RISC-V: Support XVentanaCondOps extensionPhilipp Tomsich1-0/+8
2023-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2022-12-27RISC-V: Fix T-Head Fmv vendor extension encodingChristoph Müllner1-2/+2
2022-11-25riscv: Add AIA extension support (Smaia, Ssaia)Christoph Müllner1-0/+68
2022-11-19RISC-V: Add 'Ssstateen' extension and its CSRsTsukasa OI1-13/+13
2022-11-17RISC-V: Add T-Head Int vendor extensionChristoph Müllner1-0/+8
2022-11-17RISC-V: Add T-Head Fmv vendor extensionChristoph Müllner1-0/+8
2022-09-23RISC-V: Add Zawrs ISA extension supportChristoph Müllner1-0/+8
2022-09-22RISC-V: Add T-Head MemPair vendor extensionChristoph Müllner1-0/+17
2022-09-22RISC-V: Add T-Head MemIdx vendor extensionChristoph Müllner1-0/+134
2022-09-22RISC-V: Add T-Head FMemIdx vendor extensionChristoph Müllner1-0/+26
2022-09-22RISC-V: Add T-Head MAC vendor extensionChristoph Müllner1-0/+20
2022-09-22RISC-V: Add T-Head CondMov vendor extensionChristoph Müllner1-0/+8
2022-09-22RISC-V: Add T-Head Bitmanip vendor extensionChristoph Müllner1-0/+39
2022-09-22RISC-V: Add T-Head SYNC vendor extensionChristoph Müllner1-0/+17
2022-09-22RISC-V: Add T-Head CMO vendor extensionChristoph Müllner1-0/+65
2022-06-28RISC-V: Add 'Sstc' extension and its CSRsTsukasa OI1-0/+10
2022-06-28RISC-V: Add 'Sscofpmf' extension with its CSRsTsukasa OI1-0/+62
2022-06-28RISC-V: Add 'Smstateen' extension and its CSRsTsukasa OI1-0/+42
2022-06-22RISC-V: Use single h extension to control hypervisor CSRs and instructions.Nelson Chu1-25/+25
2022-05-20RISC-V: Remove RV128-only fmv instructionsTsukasa OI1-6/+0
2022-05-17RISC-V: Added half-precision floating-point v1.0 instructions.Nelson Chu1-0/+72
2022-04-22RISC-V: Add missing DECLARE_INSNs for Zicbo{m,p,z}Christoph Muellner1-0/+9
2022-03-18RISC-V: Cache management instructionsTsukasa OI1-0/+9
2022-03-18RISC-V: Prefetch hint instructions and operand setTsukasa OI1-0/+7
2022-02-23RISC-V: Updated CSRs to privileged spec v1.12 and debug spec v1.0.Nelson Chu1-34/+49
2022-02-23RISC-V: Add Privileged Architecture 1.12 CSRsTsukasa OI1-0/+138
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-12-24RISC-V: Hypervisor ext: support Privileged Spec 1.12Vineet Gupta1-0/+100
2021-12-24RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1 implementation/testsVineet Gupta1-20/+0
2021-12-16RISC-V: Support svinval extension with frozen version 1.0.Nelson Chu1-0/+16
2021-11-17RISC-V: Support rvv extension with released version 1.0.Nelson Chu1-0/+1296
2021-11-16RISC-V: Scalar crypto instructions and operand set.jiawei1-0/+75
2021-10-07RISC-V: Add support for Zbs instructionsPhilipp Tomsich1-0/+24
2021-03-16RISC-V : Support bitmanip-0.93 ZBA/ZBB/ZBC instructionsKuan-Lin Chen1-0/+104
2021-02-05RISC-V: PR27348, Remove obsolete Xcustom support.Nelson Chu1-72/+0