aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2024-06-18RISC-V: Fixed typo from smscrind to smcsrind in riscv_implicit_subsets.Nelson Chu1-0/+6
2024-06-18RISC-V: Updated gas/NEWS and gas/doc/c-riscv.texi for vendor extensions.Nelson Chu2-10/+15
2024-06-18RISC-V: Add SiFive cease extension v1.0Hau Hsu4-0/+13
2024-06-18RISC-V: Support Zacas extension.Gianluca Guida10-0/+139
2024-06-18Support APX CCMP and CTESTCui, Lili9-17/+865
2024-06-18LoongArch: add .option directiveLulu Cai6-0/+119
2024-06-17GAS/testsuite: Make a copy of none.s before operating on it as outputMaciej W. Rozycki1-2/+11
2024-06-17GAS/testsuite: Add a helper for paths outside the source dirMaciej W. Rozycki1-0/+13
2024-06-14aarch64: add SPMU system registers missed in f01ae0392edMatthieu Longo3-1/+539
2024-06-12aarch64: add Branch Record Buffer extension instructionsClaudio Bantaloukas11-0/+64
2024-06-12RISC-V: Support S[sm]csrind extension csrs.Jiawei10-36/+549
2024-06-11MIPS/opcodes: Add MIPS Allegrex DBREAK instructionDavid Guillen Fandos2-1/+3
2024-06-11MIPS/opcodes: Exclude trap instructions for MIPS AllegrexDavid Guillen Fandos4-0/+30
2024-06-10aarch64: warn on unpredictable results for new rcpc3 instructionsMatthieu Longo6-26/+306
2024-06-10Revert "MIPS/Allegrex: Exclude trap instructions"Maciej W. Rozycki3-27/+0
2024-06-10Revert "MIPS/Allegrex: Enable dbreak instruction"Maciej W. Rozycki2-3/+1
2024-06-10MIPS/Allegrex: Enable dbreak instructionDavid Guillen Fandos2-1/+3
2024-06-10MIPS/Allegrex: Exclude trap instructionsDavid Guillen Fandos3-0/+27
2024-06-10x86/APX: convert ZU to operand constraintJan Beulich1-1/+5
2024-06-10x86: disassembler macro for condition codeJan Beulich6-276/+276
2024-06-10x86/APX: support extended SETcc formJan Beulich3-0/+9
2024-06-10gas: extend \+ support to .reptJan Beulich6-7/+93
2024-06-10autoupdate: regen after replacing obsolete macrosMatthieu Longo1-4/+2
2024-06-10autoupdate: add square brackets around arguments of AC_INITMatthieu Longo1-1/+1
2024-06-10autoupdate: replace obsolete macros AC_AIX, AC_MINIX, and AC_GNU_SOURCEMatthieu Longo1-1/+0
2024-06-06arm: fix testsuite fallout on arm-elf and arm-nto from FPA removalRichard Earnshaw5-3/+7
2024-06-06RISC-V: Add support for Zvfbfwma extensionXiao Zeng4-0/+22
2024-06-06RISC-V: Add support for Zvfbfmin extensionXiao Zeng4-0/+22
2024-06-06RISC-V: Add support for Zfbfmin extensionXiao Zeng4-0/+20
2024-06-05arm: minor documentation cleanup given removal of FPARichard Earnshaw1-3/+0
2024-06-05arm: remove disassembly support for the FPA co-processorRichard Earnshaw2-6/+6
2024-06-05arm: remove FPA instructions from assemblerRichard Earnshaw1-699/+0
2024-06-05arm: remove options to select the FPARichard Earnshaw2-23/+2
2024-06-05arm: change default FPUs from FPA to noneRichard Earnshaw1-62/+63
2024-06-05arm: redirect fp constant data directives through a wrapperRichard Earnshaw12-10/+55
2024-06-05arm: adjust FPU selection logicRichard Earnshaw1-9/+2
2024-06-05arm: default to softvfp on armv6 or later coresRichard Earnshaw1-17/+17
2024-06-05arm: rename FPU_ARCH_VFP to FPU_ARCH_SOFTVFPRichard Earnshaw5-58/+96
2024-06-05arm: remove FPA related testsRichard Earnshaw27-1858/+119
2024-06-05RISC-V: Tidy vendor core-v extension gas testcasesNelson Chu146-1629/+1393
2024-06-05RISC-V: Add support for XCVmem extension in CV32E40PMary Bennett68-0/+730
2024-06-05RISC-V: Add support for XCVbi extension in CV32E40PMary Bennett19-1/+102
2024-06-05RISC-V: Add support for XCVelw extension in CV32E40PMary Bennett10-0/+191
2024-06-04LoongArch: Make align symbol be in same section with alignment directivemengqinggang5-4/+103
2024-06-04arm: testsuite: fix msdos line endings in testsRichard Earnshaw2-18/+18
2024-05-31aarch64, testsuite: avoid regexes in opcode fieldClaudio Bantaloukas2-493/+493
2024-05-31gas, aarch64: Fixes in texi and tests following faminmax and lut changessaurabh.jha@arm.com4-162/+162
2024-05-31x86: reduce check_{byte,word,long,qword}_reg() overheadJan Beulich1-4/+15
2024-05-29x86/Intel: warn about undue mnemonic suffixesJan Beulich33-157/+117
2024-05-29x86/Intel: SHLD/SHRD have dual meaningJan Beulich4-2/+79
generated by cgit v1.1 at 2024-11-13 04:32:39 +0000