aboutsummaryrefslogtreecommitdiff
path: root/gas/config/tc-aarch64.c
AgeCommit message (Expand)AuthorFilesLines
2024-01-15aarch64: rcpc3: New RCPC3_ADDR operand typesVictor Do Nascimento1-0/+65
2024-01-15aarch64: rcpc3: Add +rcpc3 architectural feature support flagVictor Do Nascimento1-0/+1
2024-01-15aarch64: Fix tlbi and tlbip instructionsAndrew Carlotti1-7/+11
2024-01-15aarch64: Refactor aarch64_sys_ins_reg_supported_pAndrew Carlotti1-3/+2
2024-01-15aarch64: Add SVE2.1 Contiguous load/store instructions.Srinath Parvathaneni1-0/+3
2024-01-15aarch64: Add SVE2.1 dupq, eorqv and extq instructions.Srinath Parvathaneni1-0/+2
2024-01-15aarch64: Add support for FEAT_SVE2p1.Srinath Parvathaneni1-0/+1
2024-01-15aarch64: Add support for FEAT_SME2p1 instructions.Srinath Parvathaneni1-0/+18
2024-01-15aarch64: Add support for FEAT_B16B16 instructions.Srinath Parvathaneni1-0/+1
2024-01-12aarch64: Add +xs flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +wfxt flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +rcpc2 flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +flagm2 flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +frintts flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +jscvt flag for existing fjcvtzs instructionAndrew Carlotti1-0/+1
2024-01-12aarch64: Fix option parsing to disallow prefixes of valid optionsAndrew Carlotti1-1/+3
2024-01-12aarch64: Add +fcma alias for +compnumAndrew Carlotti1-0/+2
2024-01-12aarch64: Fix +lse feature flag dependencyAndrew Carlotti1-1/+1
2024-01-09aarch64: Add support for 128-bit system register mrrs and msrr insnsVictor Do Nascimento1-4/+9
2024-01-09aarch64: Implement TLBIP 128-bit instructionVictor Do Nascimento1-0/+1
2024-01-09aarch64: Apply narrowing of allowed immediate values for SYSPVictor Do Nascimento1-1/+17
2024-01-09aarch64: Add support for optional operand pairsVictor Do Nascimento1-2/+17
2024-01-09aarch64: Add support for xzr register in register pair operandsVictor Do Nascimento1-0/+1
2024-01-09aarch64: Add +d128 architectural feature supportVictor Do Nascimento1-0/+2
2024-01-05Arm64: drop .bss overrideJan Beulich1-12/+1
2024-01-04Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2023-12-19aarch64: Add FEAT_ITE supportAndrea Corallo1-0/+1
2023-12-19aarch64: Add FEAT_SPECRES2 supportAndrea Corallo1-0/+1
2023-12-15aarch64: Enable Cortex-X3 CPUMatthieu Longo1-0/+2
2023-12-15Arm64: fix build for certain gcc versionsJan Beulich1-3/+3
2023-11-16aarch64: Add support to new features in RAS extension.Srinath Parvathaneni1-0/+1
2023-11-07aarch64: Add arch support for LSE128 extensionVictor Do Nascimento1-0/+1
2023-11-07aarch64: Add LSE128 instruction operand supportVictor Do Nascimento1-0/+5
2023-11-07aarch64: Add THE system register supportVictor Do Nascimento1-0/+1
2023-11-02aarch64: Add support for GCSB DSYNC instruction.Srinath Parvathaneni1-63/+22
2023-11-02aarch64: Add support for GCS extension.srinath1-0/+1
2023-11-02aarch64: Add support for Check Feature Status Extension.Srinath Parvathaneni1-9/+20
2023-11-02aarch64: Add support for Armv8.9-A and Armv9.4-A Architectures.srinath1-0/+2
2023-10-05aarch64: Enable Cortex-X4 CPUSaurabh Jha1-0/+2
2023-09-26aarch64: Restructure feature flag handlingRichard Sandiford1-300/+162
2023-09-08aarch64: Remove unused functionRichard Sandiford1-7/+0
2023-08-22aarch64: Improve naming conventions for A and R-profile architectureVictor Do Nascimento1-53/+53
2023-08-16aarch64: Enable Cortex-A720 CPURichard Ball1-0/+5
2023-08-10aarch64: Enable Cortex-A520 CPURichard Ball1-0/+4
2023-04-03ubsan: aarch64 parse_vector_reg_listAlan Modra1-4/+4
2023-03-30aarch64: Add the RPRFM instructionRichard Sandiford1-0/+5
2023-03-30aarch64: Add new SVE dot-product instructionsRichard Sandiford1-0/+1
2023-03-30aarch64: Add the SME2 shift instructionsRichard Sandiford1-3/+14
2023-03-30aarch64: Add the SME2 MLALL and MLSLL instructionsRichard Sandiford1-0/+5
2023-03-30aarch64: Add the SME2 MLAL and MLSL instructionsRichard Sandiford1-0/+4
generated by cgit v1.1 at 2024-11-14 20:29:50 +0000