diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2021-01-05 22:09:57 -0500 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2021-01-15 19:18:34 -0500 |
| commit | 1368b914e93a3af332f787d3d41c106d11bb90da (patch) | |
| tree | 9893ccae5d2d8cbf2ce855e09d6b8f30b56a21bc /sim/testsuite/frv/ldq.cgs | |
| parent | e403a898b5893337baea73bcb001ece74042f351 (diff) | |
| download | gdb-1368b914e93a3af332f787d3d41c106d11bb90da.zip gdb-1368b914e93a3af332f787d3d41c106d11bb90da.tar.gz gdb-1368b914e93a3af332f787d3d41c106d11bb90da.tar.bz2 | |
sim: testsuite: flatten tree
Now that all port tests live under testsuite/sim/*/, and none live
in testsuite/ directly, flatten the structure by moving all of the
dirs under testsuite/sim/ to testsuite/ directly.
We need to stop passing --tool to dejagnu so that it searches all
dirs and not just ones that start with "sim". Since we have no
other dirs in this tree, and no plans to add any, should be fine.
Diffstat (limited to 'sim/testsuite/frv/ldq.cgs')
| -rw-r--r-- | sim/testsuite/frv/ldq.cgs | 64 |
1 files changed, 64 insertions, 0 deletions
diff --git a/sim/testsuite/frv/ldq.cgs b/sim/testsuite/frv/ldq.cgs new file mode 100644 index 0000000..e61f1de --- /dev/null +++ b/sim/testsuite/frv/ldq.cgs @@ -0,0 +1,64 @@ +# frv testcase for ldq @($GRi,$GRj),$GRk +# mach: frv + + .include "testutils.inc" + + start + + .global ldq +ldq: + set_mem_limmed 0xdead,0xbeef,sp + inc_gr_immed -4,sp + set_mem_limmed 0xbeef,0xdead,sp + inc_gr_immed -4,sp + set_mem_limmed 0x1234,0x5678,sp + inc_gr_immed -4,sp + set_mem_limmed 0x9abc,0xdef0,sp + set_gr_limmed 0xdead,0xbeef,gr8 + set_gr_limmed 0xbeef,0xdead,gr9 + set_gr_limmed 0x1234,0x5678,gr10 + set_gr_limmed 0x9abc,0xdef0,gr11 + + set_gr_immed 0,gr7 + ldq @(sp,gr7),gr8 + test_gr_limmed 0x9abc,0xdef0,gr8 + test_gr_limmed 0x1234,0x5678,gr9 + test_gr_limmed 0xbeef,0xdead,gr10 + test_gr_limmed 0xdead,0xbeef,gr11 + + set_gr_limmed 0xdead,0xbeef,gr8 + set_gr_limmed 0xbeef,0xdead,gr9 + set_gr_limmed 0x1234,0x5678,gr10 + set_gr_limmed 0x9abc,0xdef0,gr11 + inc_gr_immed -16,sp + set_gr_immed 16,gr7 + ldq @(sp,gr7),gr8 + test_gr_limmed 0x9abc,0xdef0,gr8 + test_gr_limmed 0x1234,0x5678,gr9 + test_gr_limmed 0xbeef,0xdead,gr10 + test_gr_limmed 0xdead,0xbeef,gr11 + + set_gr_limmed 0xdead,0xbeef,gr8 + set_gr_limmed 0xbeef,0xdead,gr9 + set_gr_limmed 0x1234,0x5678,gr10 + set_gr_limmed 0x9abc,0xdef0,gr11 + inc_gr_immed 32,sp + set_gr_immed -16,gr7 + ldq @(sp,gr7),gr8 + test_gr_limmed 0x9abc,0xdef0,gr8 + test_gr_limmed 0x1234,0x5678,gr9 + test_gr_limmed 0xbeef,0xdead,gr10 + test_gr_limmed 0xdead,0xbeef,gr11 + + ; loading into gr0 has no effect + ; gr1 is sp + set_gr_gr gr1,gr8 + set_gr_limmed 0x1234,0x5678,gr2 + set_gr_limmed 0x9abc,0xdef0,gr3 + ldq @(sp,gr7),gr0 + test_gr_immed 0,gr0 + test_gr_gr gr1,gr8 + set_gr_immed 0x12345678,gr2 + set_gr_immed 0x9abcdef0,gr3 + + pass |