aboutsummaryrefslogtreecommitdiff
path: root/sim/mn10300/op_utils.c
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2021-12-05 12:28:57 -0500
committerMike Frysinger <vapier@gentoo.org>2022-01-06 01:17:37 -0500
commit74ccc978200bc96b48ef52385cadf5ddb131dc21 (patch)
treef41ed8ba853d1f4594916169b00ba8f34e8a967c /sim/mn10300/op_utils.c
parent436c3d9d7b20b522d9bc9d737c491ac4e6c719be (diff)
downloadgdb-74ccc978200bc96b48ef52385cadf5ddb131dc21.zip
gdb-74ccc978200bc96b48ef52385cadf5ddb131dc21.tar.gz
gdb-74ccc978200bc96b48ef52385cadf5ddb131dc21.tar.bz2
sim: mn10300: migrate to standard uintXX_t types
This old port setup its own uintXX types, but since we require C11 now, we can assume the standard uintXX_t types exist and use them.
Diffstat (limited to 'sim/mn10300/op_utils.c')
-rw-r--r--sim/mn10300/op_utils.c20
1 files changed, 10 insertions, 10 deletions
diff --git a/sim/mn10300/op_utils.c b/sim/mn10300/op_utils.c
index eb4439f..2fccf2d 100644
--- a/sim/mn10300/op_utils.c
+++ b/sim/mn10300/op_utils.c
@@ -25,10 +25,10 @@
INLINE_SIM_MAIN (void)
-genericAdd(unsigned32 source, unsigned32 destReg)
+genericAdd(uint32_t source, uint32_t destReg)
{
int z, c, n, v;
- unsigned32 dest, sum;
+ uint32_t dest, sum;
dest = State.regs[destReg];
sum = source + dest;
@@ -49,10 +49,10 @@ genericAdd(unsigned32 source, unsigned32 destReg)
INLINE_SIM_MAIN (void)
-genericSub(unsigned32 source, unsigned32 destReg)
+genericSub(uint32_t source, uint32_t destReg)
{
int z, c, n, v;
- unsigned32 dest, difference;
+ uint32_t dest, difference;
dest = State.regs[destReg];
difference = dest - source;
@@ -70,10 +70,10 @@ genericSub(unsigned32 source, unsigned32 destReg)
}
INLINE_SIM_MAIN (void)
-genericCmp(unsigned32 leftOpnd, unsigned32 rightOpnd)
+genericCmp(uint32_t leftOpnd, uint32_t rightOpnd)
{
int z, c, n, v;
- unsigned32 value;
+ uint32_t value;
value = rightOpnd - leftOpnd;
@@ -90,7 +90,7 @@ genericCmp(unsigned32 leftOpnd, unsigned32 rightOpnd)
INLINE_SIM_MAIN (void)
-genericOr(unsigned32 source, unsigned32 destReg)
+genericOr(uint32_t source, uint32_t destReg)
{
int n, z;
@@ -103,7 +103,7 @@ genericOr(unsigned32 source, unsigned32 destReg)
INLINE_SIM_MAIN (void)
-genericXor(unsigned32 source, unsigned32 destReg)
+genericXor(uint32_t source, uint32_t destReg)
{
int n, z;
@@ -116,9 +116,9 @@ genericXor(unsigned32 source, unsigned32 destReg)
INLINE_SIM_MAIN (void)
-genericBtst(unsigned32 leftOpnd, unsigned32 rightOpnd)
+genericBtst(uint32_t leftOpnd, uint32_t rightOpnd)
{
- unsigned32 temp;
+ uint32_t temp;
int z, n;
temp = rightOpnd;