aboutsummaryrefslogtreecommitdiff
path: root/opcodes/s390-opc.txt
diff options
context:
space:
mode:
authorAndreas Krebbel <krebbel@linux.ibm.com>2020-12-04 09:00:43 +0100
committerAndreas Krebbel <krebbel@linux.ibm.com>2020-12-04 09:14:02 +0100
commitc524d11e50729ac1a14ac1e749d9a5c459881391 (patch)
tree444455e4ab26534a622e176053bdae4ac261ed73 /opcodes/s390-opc.txt
parent288f0ba26478ec3a8926d54319b9c899e64e26a7 (diff)
downloadgdb-c524d11e50729ac1a14ac1e749d9a5c459881391.zip
gdb-c524d11e50729ac1a14ac1e749d9a5c459881391.tar.gz
gdb-c524d11e50729ac1a14ac1e749d9a5c459881391.tar.bz2
IBM Z: Add risbgz and risbgnz extended mnemonics
These two extended mnemonics are documented in the Principles of Operations manual but currently not supported by Binutils. They provide aliases for already supported instructions with the zero flag being set. The flag otherwise is mingled into one of the immediate operands what makes asm code much harder to read. opcodes/ * s390-opc.txt: Add risbgz and risbgnz. * s390-opc.c (U6_26): New operand type. (INSTR_RIE_RRUUU2, MASK_RIE_RRUUU2): New instruction format and mask. gas/ * testsuite/gas/s390/zarch-z10.s: Add tests for risbgz. * testsuite/gas/s390/zarch-z10.d: Add regexp for risbgz. * testsuite/gas/s390/zarch-zEC12.s: Add tests for risbgnz. * testsuite/gas/s390/zarch-zEC12.d: Add regexp for risbgnz.
Diffstat (limited to 'opcodes/s390-opc.txt')
-rw-r--r--opcodes/s390-opc.txt2
1 files changed, 2 insertions, 0 deletions
diff --git a/opcodes/s390-opc.txt b/opcodes/s390-opc.txt
index d84f9f7..2857ffb 100644
--- a/opcodes/s390-opc.txt
+++ b/opcodes/s390-opc.txt
@@ -970,6 +970,7 @@ ec0000000054 rnsbg RIE_RRUUU "rotate then and selected bits" z10 zarch
ec0000000057 rxsbg RIE_RRUUU "rotate then exclusive or selected bits" z10 zarch
ec0000000056 rosbg RIE_RRUUU "rotate then or selected bits" z10 zarch
ec0000000055 risbg RIE_RRUUU "rotate then insert selected bits" z10 zarch
+ec0000800055 risbgz RIE_RRUUU2 "rotate then insert selected bits and zero remaining bits" z10 zarch
c40f strl RIL_RP "store relative long (32)" z10 zarch
c40b stgrl RIL_RP "store relative long (64)" z10 zarch
c407 sthrl RIL_RP "store halfword relative long" z10 zarch
@@ -1153,6 +1154,7 @@ eb0000000023 clt$12 RSY_R0RD "compare logical and trap 32 bit reg-mem" zEC12 zar
eb000000002b clgt RSY_RURD "compare logical and trap 64 bit reg-mem" zEC12 zarch
eb000000002b clgt$12 RSY_R0RD "compare logical and trap 64 bit reg-mem" zEC12 zarch
ec0000000059 risbgn RIE_RRUUU "rotate then insert selected bits nocc" zEC12 zarch
+ec0000800059 risbgnz RIE_RRUUU2 "rotate then insert selected bits and zero remaining bits nocc" zEC12 zarch
ed00000000aa cdzt RSL_LRDFU "convert from zoned long" zEC12 zarch
ed00000000ab cxzt RSL_LRDFEU "convert from zoned extended" zEC12 zarch
ed00000000a8 czdt RSL_LRDFU "convert to zoned long" zEC12 zarch