diff options
author | Jin Ma <jinma@linux.alibaba.com> | 2023-11-18 15:08:12 +0800 |
---|---|---|
committer | Nelson Chu <nelson@rivosinc.com> | 2023-11-23 09:32:07 +0800 |
commit | b4cf88da83fbbceecdec7ad4e1addddfe2c2b76d (patch) | |
tree | 210753dcf6ad30e3fde5a5930f71cc9efaca11cc /include | |
parent | 1ba39b6fe595d05bbfdf7abebaea2883ddb9d717 (diff) | |
download | gdb-b4cf88da83fbbceecdec7ad4e1addddfe2c2b76d.zip gdb-b4cf88da83fbbceecdec7ad4e1addddfe2c2b76d.tar.gz gdb-b4cf88da83fbbceecdec7ad4e1addddfe2c2b76d.tar.bz2 |
RISC-V: Add reductions instructions for T-Head VECTOR vendor extension
T-Head has a range of vendor-specific instructions. Therefore
it makes sense to group them into smaller chunks in form of
vendor extensions.
This patch adds reductions instructions for the "XTheadVector"
extension. The 'th' prefix and the "XTheadVector" extension
are documented in a PR for the RISC-V toolchain conventions ([1]).
[1] https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/19
Co-developed-by: Lifang Xia <lifang_xia@linux.alibaba.com>
Co-developed-by: Christoph Müllner <christoph.muellner@vrull.eu>
gas/ChangeLog:
* testsuite/gas/riscv/x-thead-vector.d: Add tests for
reductions instructions.
* testsuite/gas/riscv/x-thead-vector.s: Likewise.
opcodes/ChangeLog:
* riscv-opc.c: Likewise.
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions