diff options
| author | Tsukasa OI <research_trasio@irq.a4lg.com> | 2022-10-04 08:35:30 +0000 |
|---|---|---|
| committer | Tsukasa OI <research_trasio@irq.a4lg.com> | 2022-10-04 13:21:41 +0000 |
| commit | 73e30e726cd778d055a81c1f4c2ccff1c1acdaa9 (patch) | |
| tree | 9f0b9a33a5ca332a9891980b7d4b3406777b2e1e /include | |
| parent | 136ea8742027eaa257be7ef9a4dbdc86c08aba27 (diff) | |
| download | gdb-73e30e726cd778d055a81c1f4c2ccff1c1acdaa9.zip gdb-73e30e726cd778d055a81c1f4c2ccff1c1acdaa9.tar.gz gdb-73e30e726cd778d055a81c1f4c2ccff1c1acdaa9.tar.bz2 | |
RISC-V: Fix buffer overflow on print_insn_riscv
Because riscv_insn_length started to support instructions up to 176-bit,
we need to increase packet buffer size to 176-bit in size.
include/ChangeLog:
* opcode/riscv.h (RISCV_MAX_INSN_LEN): Max instruction length for
use in buffer size.
opcodes/ChangeLog:
* riscv-dis.c (print_insn_riscv): Increase buffer size for max
176-bit length instructions.
Diffstat (limited to 'include')
| -rw-r--r-- | include/opcode/riscv.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/include/opcode/riscv.h b/include/opcode/riscv.h index 9cc0016..f173a2e 100644 --- a/include/opcode/riscv.h +++ b/include/opcode/riscv.h @@ -40,6 +40,8 @@ static inline unsigned int riscv_insn_length (insn_t insn) /* 80- ... 176-bit instructions. */ if ((insn & 0x7f) == 0x7f && (insn & 0x7000) != 0x7000) return 10 + ((insn >> 11) & 0xe); + /* Maximum value returned by this function. */ +#define RISCV_MAX_INSN_LEN 22 /* Longer instructions not supported at the moment. */ return 2; } |