diff options
| author | Jan Beulich <jbeulich@suse.com> | 2019-12-05 08:44:22 +0100 |
|---|---|---|
| committer | Jan Beulich <jbeulich@suse.com> | 2019-12-05 08:44:22 +0100 |
| commit | 2dc4b12fcd647b883223efeb308c277e629b369c (patch) | |
| tree | a53555350d80f650adc883e20e423f17208fc3e4 /include | |
| parent | d4340f89eccb0b0a0811e142ce365efc48beb064 (diff) | |
| download | gdb-2dc4b12fcd647b883223efeb308c277e629b369c.zip gdb-2dc4b12fcd647b883223efeb308c277e629b369c.tar.gz gdb-2dc4b12fcd647b883223efeb308c277e629b369c.tar.bz2 | |
Arm64: simplify Crypto arch extension handling
This, at the assembler level, is just a "brace" feature covering both
AES and SHA2. Hence there's no need for it to have a separate feature
flag, freeing up a bit for future re-use. Along these lines there are
also a number of dead definitions/variables in the opcode table file.
Diffstat (limited to 'include')
| -rw-r--r-- | include/ChangeLog | 5 | ||||
| -rw-r--r-- | include/opcode/aarch64.h | 4 |
2 files changed, 8 insertions, 1 deletions
diff --git a/include/ChangeLog b/include/ChangeLog index 47bb86c..42aa17d 100644 --- a/include/ChangeLog +++ b/include/ChangeLog @@ -1,3 +1,8 @@ +2019-12-05 Jan Beulich <jbeulich@suse.com> + + * opcode/aarch64.h (AARCH64_FEATURE_CRYPTO): Expand to the + combination of AES and SHA2. + 2019-11-25 Alan Modra <amodra@gmail.com> * coff/ti.h (GET_SCNHDR_SIZE, PUT_SCNHDR_SIZE, GET_SCN_SCNLEN), diff --git a/include/opcode/aarch64.h b/include/opcode/aarch64.h index d9f3d09..5d1aabf 100644 --- a/include/opcode/aarch64.h +++ b/include/opcode/aarch64.h @@ -45,7 +45,6 @@ typedef uint32_t aarch64_insn; #define AARCH64_FEATURE_V8 0x00000001 /* All processors. */ #define AARCH64_FEATURE_V8_2 0x00000020 /* ARMv8.2 processors. */ #define AARCH64_FEATURE_V8_3 0x00000040 /* ARMv8.3 processors. */ -#define AARCH64_FEATURE_CRYPTO 0x00010000 /* Crypto instructions. */ #define AARCH64_FEATURE_FP 0x00020000 /* FP instructions. */ #define AARCH64_FEATURE_SIMD 0x00040000 /* SIMD instructions. */ #define AARCH64_FEATURE_CRC 0x00080000 /* CRC instructions. */ @@ -103,6 +102,9 @@ typedef uint32_t aarch64_insn; #define AARCH64_FEATURE_SVE2_SM4 0x000000200 #define AARCH64_FEATURE_SVE2_SHA3 0x000000400 +/* Crypto instructions are the combination of AES and SHA2. */ +#define AARCH64_FEATURE_CRYPTO (AARCH64_FEATURE_SHA2 | AARCH64_FEATURE_AES) + /* Architectures are the sum of the base and extensions. */ #define AARCH64_ARCH_V8 AARCH64_FEATURE (AARCH64_FEATURE_V8, \ AARCH64_FEATURE_FP \ |