diff options
author | Maciej W. Rozycki <macro@imgtec.com> | 2016-01-06 18:31:23 +0000 |
---|---|---|
committer | Maciej W. Rozycki <macro@imgtec.com> | 2016-01-06 18:37:58 +0000 |
commit | b31e4803316aa0635a6f9beaeceea3e18dbbe459 (patch) | |
tree | c43b4ea8530ce1ea0df55bea6fbf3dc355b169e8 /include/opcode | |
parent | f5aa306929127aacf9890a949f9a21b38a0e0e7e (diff) | |
download | gdb-b31e4803316aa0635a6f9beaeceea3e18dbbe459.zip gdb-b31e4803316aa0635a6f9beaeceea3e18dbbe459.tar.gz gdb-b31e4803316aa0635a6f9beaeceea3e18dbbe459.tar.bz2 |
MIPS/include: opcode/mips.h: Add a summary of MIPS16 operand codes
include/
* opcode/mips.h: Add a summary of MIPS16 operand codes.
Diffstat (limited to 'include/opcode')
-rw-r--r-- | include/opcode/mips.h | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/include/opcode/mips.h b/include/opcode/mips.h index dcc8680..88bf8f8 100644 --- a/include/opcode/mips.h +++ b/include/opcode/mips.h @@ -1825,6 +1825,12 @@ extern int bfd_mips_num_opcodes; "E" 5 bit PC relative address * 4 (MIPS16OP_*_IMM5) "m" 7 bit register list for save instruction (18 bit extended) "M" 7 bit register list for restore instruction (18 bit extended) + + Characters used so far, for quick reference when adding more: + " 456 8 0" + "[]<>" + "ABCDE HI KLM P RS UVWXYZ" + "a e ijklm pq vwxyz" */ /* Save/restore encoding for the args field when all 4 registers are |