aboutsummaryrefslogtreecommitdiff
path: root/gcc/doc/riscv-mtune.texi
blob: a2a4d3e77dbbef31cd7928e92b87df4546ecc829 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
@c Copyright (C) 2025 Free Software Foundation, Inc.
@c This is part of the GCC manual.
@c For copying conditions, see the file gcc/doc/include/fdl.texi.

@c This file is generated automatically using
@c  gcc/config/riscv/gen-riscv-mtune-texi.cc from:
@c       gcc/config/riscv/riscv-cores.def

@c Please *DO NOT* edit manually.

@samp{Tune Name}

@opindex mtune
@item -mtune=@var{processor-string}
Optimize the output for the given processor, specified by microarchitecture or
particular CPU name.  Permissible values for this option are:


@samp{generic},

@samp{rocket},

@samp{sifive-3-series},

@samp{sifive-5-series},

@samp{sifive-7-series},

@samp{sifive-p400-series},

@samp{sifive-p600-series},

@samp{tt-ascalon-d8},

@samp{thead-c906},

@samp{xt-c908},

@samp{xt-c908v},

@samp{xt-c910},

@samp{xt-c910v2},

@samp{xt-c920},

@samp{xt-c920v2},

@samp{xiangshan-nanhu},

@samp{xiangshan-kunminghu},

@samp{generic-ooo},

@samp{size},

@samp{mips-p8700},

and all valid options for @option{-mcpu=}.