aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/riscv/riscv-vector-builtins.cc
AgeCommit message (Expand)AuthorFilesLines
2025-07-23RISC-V: Rework broadcast handling [PR121073].Robin Dapp1-2/+39
2025-07-08RISC-V: Ignore non-types in builtin function hash.Robin Dapp1-0/+6
2025-05-13RISC-V: Use riscv-ext.def to generate target options and variablesKito Cheng1-10/+10
2025-04-30RISC-V: Add intrinsics support for SiFive Xsfvcp extensions.yulong1-3/+359
2025-04-09riscv: Fix r15-9270 fallout on RISC-VJakub Jelinek1-1/+33
2025-01-16RISC-V: Update Xsfvfnrclip implementation.Jiawei1-6/+27
2025-01-09RISC-V: Refine registered_functions list for rvv overloaded intrinsics.xuli1-13/+21
2025-01-02Update copyright years.Jakub Jelinek1-1/+1
2024-12-07Revert "RISC-V: Add const to function_shape::get_name [NFC]"Kito Cheng1-3/+3
2024-12-05RISC-V: Add const to function_shape::get_name [NFC]Kito Cheng1-3/+3
2024-12-02RISC-V: Add intrinsics support for SiFive Xsfvfnrclipxfqf extensions.yulong1-15/+36
2024-11-29RISC-V: Add intrinsics support for SiFive Xsfvqmaccqoq/dod extensions.yulong1-9/+142
2024-11-22build: Remove INCLUDE_MEMORY [PR117737]Andrew Pinski1-1/+0
2024-10-24Use unique_ptr in more places in pretty_printer/diagnostics [PR116613]David Malcolm1-0/+1
2024-08-17RISC-V: Bugfix for RVV rounding intrinsic ICE in function checkerJin Ma1-2/+2
2024-08-13RISC-V: Fix non-obvious comment typosPatrick O'Neill1-2/+2
2024-08-06RISC-V: Fix typos in codePatrick O'Neill1-1/+1
2024-08-06RISC-V: Fix comment typosPatrick O'Neill1-4/+4
2024-07-15RISC-V: Add Zvfbfmin and Zvfbfwma intrinsicFeng Wang1-0/+67
2024-07-15RISC-V: Add vector type of BFloat16 formatFeng Wang1-1/+6
2024-05-14RISC-V: Fix format issue for trailing operator [NFC]Pan Li1-8/+8
2024-05-13RISC-V: Bugfix ICE for RVV intrinisc vfw on _Float16 scalarPan Li1-0/+51
2024-04-08RISC-V: Refine the error msg for RVV intrinisc required extPan Li1-7/+16
2024-04-08RISC-V: Allow RVV intrinsic for more function targetPan Li1-2/+51
2024-03-31RISC-V: Fix misspelled term builtin in error messagePan Li1-1/+1
2024-03-25RISC-V: Allow RVV intrinsic when function target("arch=+v")Pan Li1-0/+5
2024-02-12RISC-V: Fix misspelled term args in error_at messagePan Li1-1/+2
2024-02-07RISC-V: Bugfix for RVV overloaded intrinisc ICE when empty argsPan Li1-4/+19
2024-01-22RISC-V: Bugfix for resolve_overloaded_builtin[PR113420]xuli1-77/+16
2024-01-18RISC-V: Add support for xtheadvector-specific intrinsics.Jun Sha (Joshua)1-0/+70
2024-01-09RISC-V: Add crypto vector builtin function.Feng Wang1-1/+132
2024-01-05Revert "RISC-V: Add crypto vector builtin function."Pan Li1-132/+1
2024-01-05RISC-V: Add crypto vector builtin function.Feng Wang1-1/+132
2024-01-03Update copyright years.Jakub Jelinek1-1/+1
2023-12-19RISC-V: Add required_extensions in function_groupFeng Wang1-2/+5
2023-12-14Revert "RISC-V: Add avail interface into function_group_info"Feng Wang1-4/+2
2023-12-12RISC-V: Add avail interface into function_group_infoFeng Wang1-2/+4
2023-11-06RISC-V: Implement RESOLVE_OVERLOADED_BUILTIN for RVV intrinsicxuli1-7/+219
2023-11-02RISC-V: Support vcreate intrinsics for non-tuple typesxuli1-0/+53
2023-11-01RISC-V: Support vundefine intrinsics for tuple typesxuli1-0/+8
2023-09-19RISC-V: Fix typos on comments (SVE -> RVV)Tsukasa OI1-2/+2
2023-09-12RISC-V: Add vcreate intrinsics for RVV tuple typesxuli1-0/+12
2023-09-06RISC-V: Part-1: Select suitable vector registers for vector type args and ret...Lehua Ding1-0/+10
2023-09-05RISC-V: Export functions as global extern preparing for dynamic LMUL patch useJuzhe-Zhong1-1/+1
2023-08-29RISC-V: Fix error combine of pred_mov patternLehua Ding1-1/+8
2023-08-14RISC-V: Support RVV VFWMACC rounding mode intrinsic APIPan Li1-5/+17
2023-08-10RISC-V: Refactor RVV frm_mode attr for rounding mode intrinsicPan Li1-5/+17
2023-08-04Revert "RISC-V: Support RVV VFMACC rounding mode intrinsic API"Pan Li1-17/+5
2023-08-04RISC-V: Support RVV VFMACC rounding mode intrinsic APIPan Li1-5/+17
2023-07-20RISC-V: Refactor RVV machine modesJuzhe-Zhong1-10/+5