aboutsummaryrefslogtreecommitdiff
path: root/gcc/common
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2025-06-25 07:40:31 +0800
committerH.J. Lu <hjl.tools@gmail.com>2025-06-25 13:21:21 +0800
commit7fd6cb3c8488465ae0529f543f5309584961503d (patch)
treeeb6ade47b8a3eb1ef7175e05f95cee3c945a2c03 /gcc/common
parent0c701c7d5fb95681c6d4accfbd6382e99ebf0e82 (diff)
downloadgcc-7fd6cb3c8488465ae0529f543f5309584961503d.zip
gcc-7fd6cb3c8488465ae0529f543f5309584961503d.tar.gz
gcc-7fd6cb3c8488465ae0529f543f5309584961503d.tar.bz2
x86: Update -mtune=intel for Diamond Rapids/Clearwater Forest
-mtune=intel is used to generate a single binary to run well on both big core and small core, similar to hybrid CPUs. Update -mtune=intel to tune for Diamond Rapids and Clearwater Forest, instead of Silvermont. PR target/120815 * common/config/i386/i386-common.cc (processor_alias_table): Replace CPU_SLM/PTA_NEHALEM with CPU_HASWELL/PTA_HASWELL for PROCESSOR_INTEL. * config/i386/i386-options.cc (processor_cost_table): Replace intel_cost with alderlake_cost. * config/i386/x86-tune-costs.h (intel_cost): Removed. * config/i386/x86-tune-sched.cc (ix86_issue_rate): Treat PROCESSOR_INTEL like PROCESSOR_ALDERLAKE. (ix86_adjust_cost): Likewise. * doc/invoke.texi: Update -mtune=intel for Diamond Rapids and Clearwater Forest. Signed-off-by: H.J. Lu <hjl.tools@gmail.com>
Diffstat (limited to 'gcc/common')
-rw-r--r--gcc/common/config/i386/i386-common.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/gcc/common/config/i386/i386-common.cc b/gcc/common/config/i386/i386-common.cc
index 64908ce..dfcd4e9 100644
--- a/gcc/common/config/i386/i386-common.cc
+++ b/gcc/common/config/i386/i386-common.cc
@@ -2310,7 +2310,7 @@ const pta processor_alias_table[] =
M_CPU_TYPE (INTEL_GRANDRIDGE), P_PROC_AVX2},
{"clearwaterforest", PROCESSOR_CLEARWATERFOREST, CPU_HASWELL,
PTA_CLEARWATERFOREST, M_CPU_TYPE (INTEL_CLEARWATERFOREST), P_PROC_AVX2},
- {"intel", PROCESSOR_INTEL, CPU_SLM, PTA_NEHALEM,
+ {"intel", PROCESSOR_INTEL, CPU_HASWELL, PTA_HASWELL,
M_VENDOR (VENDOR_INTEL), P_NONE},
{"geode", PROCESSOR_GEODE, CPU_GEODE,
PTA_MMX | PTA_3DNOW | PTA_3DNOW_A | PTA_PREFETCH_SSE, 0, P_NONE},