aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2022-10-19aarch64-pe support for LD, GAS and BFDJedidiah Thompson8-25/+108
2022-10-18x86: generalize gas documentation for disabling of ISA extensionsJan Beulich1-49/+5
2022-10-17Allow explicit size specifier for predicate operand of {sq, uq, }{incp, decp}CaiJingtao5-205/+566
2022-10-16PowerPC se_rfmci and VLE, SPE2 and LSP insns with -manyAlan Modra5-56/+55
2022-10-14PowerPC SPE disassembly and testsAlan Modra4-14/+11
2022-10-14e200 LSP supportAlan Modra5-12/+38
2022-10-14RISC-V: Imply 'Zicsr' from privileged extensions with CSRsTsukasa OI1-0/+6
2022-10-14RISC-V: Test DWARF register number for "fp"Tsukasa OI2-0/+4
2022-10-12x86: drop "regmask" static variableJan Beulich1-3/+2
2022-10-11Re: Error: attempt to get value of unresolved symbol `L0'Nick Clifton4-10/+26
2022-10-11add --enable-default-compressed-debug-sections-algorithm configure optionMartin Liska5-3/+40
2022-10-11refactor usage of compressed_debug_section_typeMartin Liska1-25/+9
2022-10-11Error: attempt to get value of unresolved symbol `L0'Nick Clifton2-2/+12
2022-10-05x86/gas: support quoted address scale factor in AT&T syntaxJan Beulich4-12/+35
2022-10-05Arm64: support CLEARBHB aliasJan Beulich2-1/+3
2022-10-04gas: NEWS: Mention the T-Head extensions that were recently addedPalmer Dabbelt1-0/+5
2022-10-04Re: compress .gnu.debuglto_.debug_* sections if requestedAlan Modra1-13/+7
2022-10-04compress .gnu.debuglto_.debug_* sections if requestedMartin Liska1-1/+3
2022-10-04RISC-V/gas: allow generating up to 176-bit instructions with .insnJan Beulich7-10/+82
2022-10-04RISC-V/gas: don't open-code insn_length()Jan Beulich1-1/+1
2022-10-04RISC-V/gas: drop stray call to install_insn()Jan Beulich1-1/+0
2022-10-04RISC-V/gas: drop riscv_subsets static variableJan Beulich1-18/+14
2022-10-04RISC-V: don't cast expressions' X_add_number to long in diagnosticsJan Beulich1-4/+4
2022-10-03RISC-V: Assign DWARF numbers to vector registersTsukasa OI3-2/+73
2022-10-03RISC-V: Add testcase for DWARF register numbersTsukasa OI2-0/+296
2022-09-30RISC-V: Relax "fmv.[sdq]" requirementsTsukasa OI6-0/+6
2022-09-30RISC-V: Reorganize and enhance 'Zfinx' testsTsukasa OI6-106/+207
2022-09-30RISC-V: Eliminate long-casts of X_add_number in diagnosticsChristoph Müllner1-8/+8
2022-09-30RISC-V: fallout from "re-arrange opcode table for consistent alias handling"Jan Beulich4-14/+14
2022-09-30RISC-V: fix build after "Add support for arbitrary immediate encoding formats"Jan Beulich1-4/+4
2022-09-30RISC-V: drop stray INSN_ALIAS flagsJan Beulich2-0/+35
2022-09-30RISC-V: re-arrange opcode table for consistent alias handlingJan Beulich21-159/+375
2022-09-30x86: improve match_template()'s diagnosticsJan Beulich7-67/+86
2022-09-30x86/Intel: restrict suffix derivationJan Beulich6-61/+230
2022-09-30LoongArch: Update ELF e_flags handling according to specification.liuzhensong1-10/+10
2022-09-28The help document of as misses some many optionsNick Clifton4-34/+90
2022-09-26binutils, gdb: support zstd compressed debug sectionsFangrui Song12-47/+380
2022-09-23RISC-V: Add Zawrs ISA extension supportChristoph Müllner3-0/+25
2022-09-22RISC-V: Add T-Head MemPair vendor extensionChristoph Müllner6-0/+88
2022-09-22RISC-V: Add support for literal instruction argumentsChristoph Müllner1-0/+10
2022-09-22RISC-V: Add T-Head MemIdx vendor extensionChristoph Müllner6-0/+137
2022-09-22RISC-V: Add T-Head FMemIdx vendor extensionChristoph Müllner6-0/+85
2022-09-22RISC-V: Add T-Head MAC vendor extensionChristoph Müllner3-0/+27
2022-09-22RISC-V: Add T-Head CondMov vendor extensionChristoph Müllner3-0/+19
2022-09-22RISC-V: Add T-Head Bitmanip vendor extensionChristoph Müllner16-0/+141
2022-09-22RISC-V: Add support for arbitrary immediate encoding formatsChristoph Müllner1-0/+74
2022-09-22RISC-V: Add T-Head SYNC vendor extensionChristoph Müllner6-0/+40
2022-09-22RISC-V: Add T-Head CMO vendor extensionChristoph Müllner6-0/+103
2022-09-22RISC-V: Add generic support for vendor extensionsChristoph Müllner1-0/+14
2022-09-22RISC-V: Add macro-only operands to validate_riscv_insnTsukasa OI1-0/+3
generated by cgit v1.1 at 2024-10-12 11:48:57 +0000