diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2023-12-22 10:53:49 -0500 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2023-12-22 10:53:49 -0500 |
| commit | 401b5b00ecef262ce36a8810775087c7d9928900 (patch) | |
| tree | 350d5d477624464396e34fb4ec862b22fafe9f43 /sim/lm32/decode.c | |
| parent | 4a517293bbdd6423a3953fca1dafc6461321b083 (diff) | |
| download | binutils-401b5b00ecef262ce36a8810775087c7d9928900.zip binutils-401b5b00ecef262ce36a8810775087c7d9928900.tar.gz binutils-401b5b00ecef262ce36a8810775087c7d9928900.tar.bz2 | |
sim: cgen: regenerate decode tables to avoid shadow warnings
Use latest cgen to regenerate the decode tables which has some shadow
warning fixes with "val" variables.
Diffstat (limited to 'sim/lm32/decode.c')
| -rw-r--r-- | sim/lm32/decode.c | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/sim/lm32/decode.c b/sim/lm32/decode.c index 826fd58..2bfbf13 100644 --- a/sim/lm32/decode.c +++ b/sim/lm32/decode.c @@ -187,8 +187,8 @@ lm32bf_decode (SIM_CPU *current_cpu, IADDR pc, CGEN_INSN_WORD insn = base_insn; { - unsigned int val = (((insn >> 26) & (63 << 0))); - switch (val) + unsigned int val0 = (((insn >> 26) & (63 << 0))); + switch (val0) { case 0 : itype = LM32BF_INSN_SRUI; goto extract_sfmt_addi; case 1 : itype = LM32BF_INSN_NORI; goto extract_sfmt_andi; @@ -260,8 +260,8 @@ lm32bf_decode (SIM_CPU *current_cpu, IADDR pc, itype = LM32BF_INSN_X_INVALID; goto extract_sfmt_empty; case 43 : { - unsigned int val = (((insn >> 1) & (1 << 1)) | ((insn >> 0) & (1 << 0))); - switch (val) + unsigned int val1 = (((insn >> 1) & (1 << 1)) | ((insn >> 0) & (1 << 0))); + switch (val1) { case 0 : if ((entire_insn & 0xffffffff) == 0xac000002) |