aboutsummaryrefslogtreecommitdiff
path: root/opcodes
diff options
context:
space:
mode:
authorMatthieu Longo <matthieu.longo@arm.com>2024-07-03 18:36:26 +0100
committerMatthieu Longo <matthieu.longo@arm.com>2024-07-05 15:39:28 +0100
commitf83675969be5b0a928c348d2eeae83c3257d6840 (patch)
tree54bf61f8c81af6afa17cc992796d6171932e91ab /opcodes
parent27e411ef5db28b6cf591749ff81d3c5c8193f6cf (diff)
downloadbinutils-f83675969be5b0a928c348d2eeae83c3257d6840.zip
binutils-f83675969be5b0a928c348d2eeae83c3257d6840.tar.gz
binutils-f83675969be5b0a928c348d2eeae83c3257d6840.tar.bz2
aarch64: add STEP2 feature and its associated registers
AArch64 defines new registers for the feature step2 (Enhanced Software Step Extension). step2 is an Armv9.5-A feature. This patch also adds relevant tests. Regression tested on aarch64-none-elf, and no regression found.
Diffstat (limited to 'opcodes')
-rw-r--r--opcodes/aarch64-sys-regs.def1
1 files changed, 1 insertions, 0 deletions
diff --git a/opcodes/aarch64-sys-regs.def b/opcodes/aarch64-sys-regs.def
index 4fbc65e..cd2f1ac 100644
--- a/opcodes/aarch64-sys-regs.def
+++ b/opcodes/aarch64-sys-regs.def
@@ -573,6 +573,7 @@
SYSREG ("mdrar_el1", CPENC (2,0,1,0,0), F_REG_READ, AARCH64_NO_FEATURES)
SYSREG ("mdscr_el1", CPENC (2,0,0,2,2), 0, AARCH64_NO_FEATURES)
SYSREG ("mdselr_el1", CPENC (2,0,0,4,2), F_ARCHEXT, AARCH64_FEATURE (DEBUGv8p9))
+ SYSREG ("mdstepop_el1", CPENC (2,0,0,5,2), F_ARCHEXT, AARCH64_FEATURE (STEP2))
SYSREG ("mecid_a0_el2", CPENC (3,4,10,8,1), 0, AARCH64_NO_FEATURES)
SYSREG ("mecid_a1_el2", CPENC (3,4,10,8,3), 0, AARCH64_NO_FEATURES)
SYSREG ("mecid_p0_el2", CPENC (3,4,10,8,0), 0, AARCH64_NO_FEATURES)