diff options
| author | Egeyar Bagcioglu <egeyar.bagcioglu@oracle.com> | 2018-12-03 17:31:44 +0000 |
|---|---|---|
| committer | Richard Earnshaw <Richard.Earnshaw@arm.com> | 2018-12-03 17:34:33 +0000 |
| commit | 57b64c4103ffeadd524eb80b4a7d61be8c8ec871 (patch) | |
| tree | 08a1659e6fd20bf694e567e54bc08df8e066f3b0 /bfd/ChangeLog | |
| parent | 8acbe8ffa02f62eb9371b8626576f83fcd6989af (diff) | |
| download | binutils-57b64c4103ffeadd524eb80b4a7d61be8c8ec871.zip binutils-57b64c4103ffeadd524eb80b4a7d61be8c8ec871.tar.gz binutils-57b64c4103ffeadd524eb80b4a7d61be8c8ec871.tar.bz2 | |
[aarch64] - Only use MOV for disassembly when shifter op is LSL #0
ARM Architecture Reference Manual for the profile ARMv8-A, Issue C.a,
states that MOV (register) is an alias of the ORR (shifted register)
iff shift == '00' && imm6 == '000000' && Rn == '11111'. However, mov
is currently preferred for a broader range of orr instructions, which
is incorrect.
2018-12-03 Egeyar Bagcioglu <egeyar.bagcioglu@oracle.com>
opcodes:
PR 23193
PR 19721
* aarch64-tbl.h (aarch64_opcode_table): Only disassemble an ORR
encoding as MOV if the shift operation is a left shift of zero.
gas:
PR 23193
PR 19721
* testsuite/gas/aarch64/pr19721.s: Add new test cases.
* testsuite/gas/aarch64/pr19721.d: Correct existing test
cases and add new ones.
Diffstat (limited to 'bfd/ChangeLog')
0 files changed, 0 insertions, 0 deletions