1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
# sh testcase for shll2
# mach: all
# as(sh): -defsym sim_cpu=0
# as(shdsp): -defsym sim_cpu=1 -dsp
.include "testutils.inc"
start
shll2:
set_grs_a5a5
mov #1, r1
shll2 r1
assertreg 4, r1
shll2 r1
assertreg 16, r1
shll2 r1
assertreg 64, r1
shll2 r1
assertreg 0x100, r1
shll2 r1
assertreg 0x400, r1
shll2 r1
assertreg 0x1000, r1
shll2 r1
assertreg 0x4000, r1
shll2 r1
assertreg 0x10000, r1
shll2 r1
assertreg 0x40000, r1
shll2 r1
assertreg 0x100000, r1
shll2 r1
assertreg 0x400000, r1
shll2 r1
assertreg 0x1000000, r1
shll2 r1
assertreg 0x4000000, r1
shll2 r1
assertreg 0x10000000, r1
shll2 r1
assertreg 0x40000000, r1
shll2 r1
assertreg 0, r1
set_greg 0xa5a5a5a5, r1
test_grs_a5a5
pass
exit 0
|
