aboutsummaryrefslogtreecommitdiff
path: root/sim/mn10300
AgeCommit message (Expand)AuthorFilesLines
2022-12-25sim: cpu: change default init to handle all cpusMike Frysinger1-1/+1
2022-12-25sim: mn10300: fix SMP compileMike Frysinger3-18/+18
2022-12-24sim: igen: drop move-if-changed usageMike Frysinger1-30/+15
2022-12-23sim: mn10300: standardize the arch-specific settings a littleMike Frysinger4-43/+27
2022-12-23Revert "sim: mn10300: drop unused sim-main.c"Mike Frysinger1-0/+9
2022-12-22sim: mn10300: drop unused sim-main.cMike Frysinger1-4/+0
2022-12-21sim: build: hoist lists of hw devices upMike Frysinger2-2/+5
2022-12-21sim: enable common sim_cpu usage everywhereMike Frysinger1-2/+0
2022-12-20sim: sim_cpu: invert sim_cpu storageMike Frysinger1-11/+2
2022-11-07sim: mn10300: drop subdir configure logicMike Frysinger4-2956/+3
2022-11-05sim: run: move linking into top-levelMike Frysinger1-0/+8
2022-11-04sim: build: remove various obsolete generation dep variablesMike Frysinger1-3/+0
2022-11-02sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger1-4/+4
2022-10-31sim: reg: constify store helperMike Frysinger1-3/+3
2022-02-21sim: gdbinit: hoist setup to common codeMike Frysinger1-9/+0
2022-01-06sim: mn10300: migrate to standard uintXX_t typesMike Frysinger11-505/+498
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker8-8/+8
2021-12-09sim: use ## for automake commentsMike Frysinger1-18/+18
2021-11-28sim: mn10300: resolve syscalls dynamicallyMike Frysinger3-5/+4
2021-11-15sim: split program path out of argv vectorMike Frysinger1-5/+1
2021-11-02sim: hoist mn10300 & v850 igen rules up to common buildsMike Frysinger2-71/+90
2021-10-31sim: mn10300: clean up pointer castsMike Frysinger2-9/+9
2021-10-31sim: igen: tighten up build outputMike Frysinger1-1/+1
2021-10-31sim: silence stamp touch rulesMike Frysinger1-1/+1
2021-10-31sim: standardize move-if-change rulesMike Frysinger1-15/+15
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-07-01sim: unify reserved instruction bits settingsMike Frysinger4-24/+6
2021-06-30sim: unify scache settingsMike Frysinger1-2/+0
2021-06-30sim: move default model to the runtime sim stateMike Frysinger2-2/+4
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger4-37/+32
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger2-124/+0
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: unify various library testing logicMike Frysinger2-141/+6
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger2-5/+8
2021-06-18sim: split sim-signal.h include outMike Frysinger5-1/+9
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger5-56/+11
2021-06-17sim: mn10300: tweak static inlinesMike Frysinger2-2/+6
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger2-2/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger3-280/+47
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger3-8/+5
2021-06-14sim: mn10300: enable -WerrorMike Frysinger3-106/+113
2021-06-14sim: mn10300: switch abort to sim_engine_abortMike Frysinger2-1/+5
generated by cgit v1.1 at 2024-07-14 07:00:18 +0000