aboutsummaryrefslogtreecommitdiff
path: root/sim/cris/sim-if.c
AgeCommit message (Expand)AuthorFilesLines
2022-12-25sim: cpu: change default init to handle all cpusMike Frysinger1-1/+1
2022-12-22sim: switch sim_{read,write} APIs to 64-bit all the time [PR sim/7504]Mike Frysinger1-2/+2
2022-12-22sim: use bfd_vma when reading start addr from bfd infoMike Frysinger1-2/+2
2022-12-21sim: cris: invert sim_cpu storageMike Frysinger1-14/+17
2022-10-31sim: reg: constify store helperMike Frysinger1-1/+1
2022-10-31sim: common: change sim_read & sim_write to use void* buffersMike Frysinger1-1/+1
2022-08-06Don't use BFD_VMA_FMT in gdb and simAlan Modra1-12/+13
2022-06-15sim: fix BFD_VMA format arguments on 32-bit hosts [PR gdb/29184]Sergei Trofimovich1-4/+6
2022-05-13sim: remove use of PTRAlan Modra1-1/+1
2022-04-04sim: fixes for libopcodes styled disassemblerAndrew Burgess1-1/+2
2022-02-14sim cris: Unbreak --disable-sim-hardware buildsHans-Peter Nilsson1-0/+8
2022-02-14sim cris: Correct PRIu32 to PRIx32Hans-Peter Nilsson1-1/+1
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker1-1/+1
2021-11-16sim: callback: expose argv & environMike Frysinger1-4/+12
2021-11-16sim: keep track of program environment stringsMike Frysinger1-2/+8
2021-11-15sim: split program path out of argv vectorMike Frysinger1-7/+3
2021-06-30sim: move default model to the runtime sim stateMike Frysinger1-0/+1
2021-06-30sim: namespace sim_machsMike Frysinger1-0/+3
2021-06-22sim: cris: fix a few warningsMike Frysinger1-2/+3
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger1-0/+3
2021-06-09sim: cgen: inline cgen_init logicMike Frysinger1-4/+0
2021-05-23sim: cris: fix memory setup typosMike Frysinger1-1/+1
2021-05-23sim: cris: add unistd.h for environ declMike Frysinger1-0/+1
2021-05-16sim: switch config.h usage to defs.hMike Frysinger1-1/+3
2021-05-15sim: switch to libiberty environ.hMike Frysinger1-16/+5
2021-05-04sim: clean up bfd_vma printingMike Frysinger1-7/+9
2021-04-12sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger1-1/+1
2021-01-11sim: clean up C11 header includesMike Frysinger1-2/+0
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-09-19bfd_section_* macrosAlan Modra1-9/+9
2019-09-06bfd_get_filenameAlan Modra1-1/+1
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-02-13sim: use ARRAY_SIZE instead of ad-hoc sizeof calculationsMike Frysinger1-2/+2
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger1-3/+3
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger1-3/+1
2016-01-02sim: cris: use standard output helpersMike Frysinger1-35/+8
2016-01-02sim: delete dead current_state globalsMike Frysinger1-8/+0
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-12-30sim: cris/m68hc11: move default endian/alignment to configureMike Frysinger1-6/+0
2015-12-27sim: unify sim-hloadMike Frysinger1-46/+0
2015-12-26sim: cris: do not pass cpu when writing memory during initMike Frysinger1-5/+5
2015-12-26sim: standardize sim_create_inferior handling of argv a bit moreMike Frysinger1-5/+9
2015-12-25sim: cris: migrate from WITH_DEVICES to WITH_HWMike Frysinger1-12/+1
2015-12-24sim: cris: move option install to sim_openMike Frysinger1-11/+7
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger1-7/+0
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-03-05sim: constify prog_nameMike Frysinger1-1/+1
generated by cgit v1.1 at 2024-07-14 06:08:41 +0000