aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2019-07-02[AArch64] Add missing C_MAX_ELEM flags for SVE conversionsRichard Sandiford2-28/+33
2019-07-02[AArch64] Fix bogus MOVPRFX warning for GPR form of CPYRichard Sandiford2-5/+5
2019-07-01[gas][aarch64][SVE2] Fix pmull{t,b} requirement on SVE2-AESMatthew Malcomson5-301/+340
2019-07-01x86: drop Vec_Imm4Jan Beulich6-9985/+9983
2019-07-01x86: limit ImmExt abuseJan Beulich3-126/+136
2019-07-01x86: optimize AND/OR with twice the same registerJan Beulich3-4/+10
2019-07-01x86-64: optimize certain commutative VEX-encoded insnsJan Beulich3-334/+371
2019-07-01x86: optimize EVEX packed integer logical instructionsJan Beulich3-8/+14
2019-07-01x86: add missing pseudo ops for VPCLMULQDQ ISA extensionJan Beulich4-1/+168
2019-07-01x86: drop bogus Disp8MemShift attributesJan Beulich3-6/+12
2019-07-01x86: remove ModRM.mod decoding layer from AVX512F VMOVS{S,D}Jan Beulich5-63/+35
2019-07-01x86: drop a few dead macrosJan Beulich2-5/+5
2019-06-27i386: Check vector length for scatter/gather prefetch instructionsH.J. Lu5-12/+132
2019-06-27x86: fold AVX scalar to/from int conversion insnsJan Beulich2-48/+15
2019-06-27x86: allow VEX et al encodings in 16-bit (protected) modeJan Beulich2-33/+42
2019-06-26RISC-V: Make objdump disassembly work right for binary files.Jim Wilson2-2/+12
2019-06-25x86: correct / adjust debug printingJan Beulich3-14/+29
2019-06-25x86: drop dqa_modeJan Beulich4-24/+15
2019-06-25x86: simplify OP_I64()Jan Beulich2-40/+8
2019-06-25x86: fix (dis)assembly of certain SSE2 insns in 16-bit modeJan Beulich4-9/+17
2019-06-25x86-64: also optimize ANDQ with immediate fitting in 7 bitsJan Beulich3-2/+7
2019-06-21i386: Break i386-dis-evex.h into small filesH.J. Lu8-3486/+3472
2019-06-19i386: Check vector length for EVEX broadcast instructionsH.J. Lu3-10/+113
2019-06-17i386: Check vector length for vshufXXX/vinsertXXX/vextractXXXH.J. Lu3-13/+135
2019-06-14Updated French translation for the opcodes subdirectory.Nick Clifton2-78/+86
2019-06-13opcodes/or1k: Regenerate opcodesStafford Horne9-273/+1195
2019-06-12Add missing ChangeLog entriesPeter Bergner1-0/+4
2019-06-12Remove the ldmx mnemonic that never made it into POWER9.Peter Bergner1-2/+0
2019-06-05i386: Check vector length for EVEX vextractfXX and vinsertfXXH.J. Lu3-9/+92
2019-06-04i386: Check for reserved VEX.vvvv and EVEX.vvvvH.J. Lu2-10/+27
2019-06-04Enable Intel AVX512_VP2INTERSECT insnH.J. Lu8-4142/+4240
2019-06-04Add support for Intel ENQCMD[S] instructionsH.J. Lu7-4064/+4190
2019-06-04Remove an unnecessary set of parentheses in the arm-dis.c source file.Alan Hayward2-1/+5
2019-06-03Don't waste space in prefix_opcd_indicesAlan Modra2-1/+5
2019-05-28x86: Add CheckRegSize to AVX512_BF16 instructions with Disp8ShiftVLH.J. Lu3-4/+11
2019-05-24Regen POTFILES for bpfAlan Modra2-0/+11
2019-05-24PowerPC D-form prefixed loads and storesPeter Bergner2-4/+197
2019-05-24PowerPC add initial -mfuture instruction supportPeter Bergner3-1/+130
2019-05-23opcodes: add support for eBPFJose E. Marchesi14-3/+5837
2019-05-21[binutils, ARM] <spec_reg> changes for VMRS and VMSR instructionsSudakshina Das2-2/+27
2019-05-21[binutils, Arm] Add support for conditional instructions in Armv8.1-M MainlineSudakshina Das2-0/+99
2019-05-21[binutils, Arm] Add support for shift instructions in MVESudakshina Das2-0/+194
2019-05-21MIPS/gas: Reject $0 as source register for DAUI instructionFaraz Shahbazker2-1/+6
2019-05-20Updated translations for various binutils subdirectories.Nick Clifton2-584/+977
2019-05-16[PATCH 56/57][Arm][OBJDUMP] Add support for MVE instructions: vpnot, vpsel, v...Andre Vieira2-0/+154
2019-05-16[PATCH 55/57][Arm][OBJDUMP] Add support for MVE instructions: vmul, vmulh, vr...Andre Vieira2-0/+83
2019-05-16[PATCH 54/57][Arm][OBJDUMP] Add support for MVE instructions: vmax(a), vmax(a...Andre Vieira2-0/+163
2019-05-16[PATCH 53/57][Arm][OBJDUMP] Add support for MVE instructions: vand, vbrsr, vc...Andre Vieira2-0/+76
2019-05-16[PATCH 52/57][Arm][OBJDUMP] Add support for MVE instructions: vadc, vabav, va...Andre Vieira2-0/+154
2019-05-16[PATCH 51/57][Arm][OBJDUMP] Add support for MVE instructions: lctp, letp, wls...Andre Vieira2-3/+24
generated by cgit v1.1 at 2024-09-03 04:50:42 +0000