aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2023-02-28[Aarch64] Add Binutils support for MECRichard Ball2-0/+13
2023-02-27Updated Serbian translations for gold, gprof and opcodes sub-directoriesNick Clifton1-300/+301
2023-02-25opcodes/m68k: enable libopcodes styling for GDBAndrew Burgess1-0/+5
2023-02-24x86: MONITOR/MWAIT are not SSE3 insnsJan Beulich5-7148/+7161
2023-02-24x86-64: don't permit LAHF/SAHF with "generic64"Jan Beulich5-5127/+5166
2023-02-24x86: have insns acting on segment selector values allow for consistent operandsJan Beulich2-897/+964
2023-02-24x86: restrict insn templates accepting negative 8-bit immediatesJan Beulich2-154/+154
2023-02-22x86-64: LAR and LSL don't need REX.WJan Beulich2-8/+8
2023-02-22x86: optimize BT{,C,R,S} $imm,%regJan Beulich2-8/+8
2023-02-20opcodes: style m68k disassembler outputAndreas Schwab1-116/+238
2023-02-14x86: {LD,ST}TILECFG use an extension opcodeJan Beulich2-4/+4
2023-02-13PR30120: fix x87 fucomp misassembledMichael Matz2-2/+2
2023-02-13opcodes/mips: disassemble unknown micromips instructions as two shortsAndrew Burgess1-5/+8
2023-02-10x86: drop use of VEX3SOURCESJan Beulich4-7676/+3850
2023-02-10x86: drop use of XOP2SOURCESJan Beulich3-29/+27
2023-02-10x86: limit use of XOP2SOURCESJan Beulich2-5/+5
2023-02-10x86: move (and rename) opcodespace attributeJan Beulich3-10991/+11023
2023-02-03bpf: fix error conversion from long unsigned int to unsigned int [-Werror=ove...Guillermo E. Martinez2-26/+30
2023-02-03RISC-V: don't disassemble unrecognized insns as .byteJan Beulich1-30/+20
2023-01-31RISC-V: make C-extension JAL available again for (32-bit) assemblyJan Beulich1-1/+1
2023-01-27x86: use ModR/M for FPU insns with operandsJan Beulich3-216/+216
2023-01-27opcodes: suppress internationalization on build helper toolsJan Beulich3-47/+2
2023-01-27x86: remove internationalization from i386-gen.cJan Beulich1-26/+23
2023-01-20x86: split i386-gen's opcode hash entry structJan Beulich1-23/+28
2023-01-20x86: embed register and alike names in disassemblerJan Beulich1-34/+34
2023-01-20x86: embed register names in reg_entryJan Beulich1-1/+1
2023-01-20x86: absorb allocation in i386-genJan Beulich1-2/+5
2023-01-20x86: re-use insn mnemonic strings as much as possibleJan Beulich3-4534/+4216
2023-01-20x86: move insn mnemonics to a separate tableJan Beulich6-3835/+8549
2023-01-03opcodes: xtensa: fix jump visualization for FLIXMax Filippov1-3/+20
2023-01-03opcodes: xtensa: implement styled disassemblyMax Filippov1-11/+22
2023-01-03Updated translations for various languages and sub-directoriesNick Clifton4-1544/+1453
2023-01-01Update year range in copyright notice of binutils filesAlan Modra274-278/+278
2022-12-31Update version number and regenerate filesNick Clifton2-254/+264
2022-12-31Add markers for 2.40 branchNick Clifton1-0/+4
2022-12-22x86: correct/improve TSX controlsJan Beulich2-1/+32
2022-12-22x86: add dependencies on SVMEJan Beulich2-7/+49
2022-12-22x86: add dependencies on VMXJan Beulich2-2/+33
2022-12-22x86: correct XSAVE* dependenciesJan Beulich2-8/+10
2022-12-22x86: correct dependencies of a few AVX512 sub-featuresJan Beulich2-10/+10
2022-12-22x86: add dependencies on AVX2Jan Beulich2-9/+31
2022-12-22x86: correct SSE dependenciesJan Beulich2-48/+92
2022-12-22x86: re-work ISA extension dependency handlingJan Beulich2-997/+883
2022-12-21x86: rename CheckRegSize to CheckOperandSizeJan Beulich3-511/+511
2022-12-20Re: x86: remove i386-opc.cAlan Modra1-1/+0
2022-12-19x86: omit Cpu prefixes from opcode tableJan Beulich2-2220/+2238
2022-12-16x86: change representation of extension opcodeJan Beulich3-2286/+2288
2022-12-12x86: further re-work insn/suffix recognition to also cover MOVSXJan Beulich2-945/+892
2022-12-12x86: drop (now) stray IsStringJan Beulich2-26/+26
2022-12-12x86: re-work insn/suffix recognitionJan Beulich2-1290/+1118
generated by cgit v1.1 at 2024-11-12 15:03:30 +0000