Age | Commit message (Expand) | Author | Files | Lines |
2017-03-09 | Update -maltivec and -mvsx options to only enable their oldest instructions.binutils-2_27-branch | Peter Bergner | 1 | -0/+5 |
2017-03-08 | Add support for the new 'lnia' extended mnemonic. | Peter Bergner | 1 | -0/+6 |
2017-02-28 | Backport addition of scv and rfscv P9 instructions. | Peter Bergner | 1 | -0/+7 |
2016-09-16 | Backport lastest POWER9 support to match final ISA 3.0 documentation. | Peter Bergner | 1 | -0/+19 |
2016-08-03 | Bump to 2.27.0 | Tristan Gingold | 1 | -0/+4 |
2016-08-03 | Release 2.27binutils-2_27 | Tristan Gingold | 1 | -0/+4 |
2016-07-01 | Bump version to 2.26.90 (on branch 2.27) | Tristan Gingold | 1 | -0/+4 |
2016-07-01 | Bump version to 2.27.51 | Tristan Gingold | 1 | -0/+4 |
2016-07-01 | x86: allow suffix-less movzw and 64-bit movzb | Jan Beulich | 1 | -0/+7 |
2016-07-01 | x86: remove stray instruction attributes | Jan Beulich | 1 | -0/+15 |
2016-07-01 | x86/Intel: fix operand checking for MOVSD | Jan Beulich | 1 | -0/+5 |
2016-06-30 | Fix typo in comment | Yao Qi | 1 | -0/+4 |
2016-06-28 | [AArch64] Make register indices be full 64-bit values | Richard Sandiford | 1 | -0/+7 |
2016-06-25 | remove a few sentinals | Trevor Saunders | 1 | -0/+5 |
2016-06-23 | [ARC] Misc minor edits/fixes | Graham Markall | 1 | -0/+5 |
2016-06-22 | Add support for yet some more new ISA 3.0 instructions. | Peter Bergner | 1 | -0/+10 |
2016-06-22 | addmore extern C | Trevor Saunders | 1 | -0/+4 |
2016-06-21 | Arc assembler: Convert nps400 from a machine type to an extension. | Graham Markall | 1 | -0/+10 |
2016-06-17 | opcodes,gas: sparc: fix rdasr,wrasr,rdpr,wrpr,rdhpr,wrhpr insns. | Jose E. Marchesi | 1 | -0/+16 |
2016-06-17 | opcodes,gas: adjust sparc insns and make GAS aware of it | Jose E. Marchesi | 1 | -0/+5 |
2016-06-17 | bfd,opcodes: sparc: new opcode v9{c,d,e,v,m} architectures and bfd machine nu... | Jose E. Marchesi | 1 | -0/+25 |
2016-06-15 | Fix simple gas testsuite failures. | Nick Clifton | 1 | -0/+6 |
2016-06-15 | opcodes/arc: Fix extract for some add_s instructions | Andrew Burgess | 1 | -0/+4 |
2016-06-14 | opcode/gas: Fix incorrect dates on ChangeLog entries | Graham Markall | 1 | -3/+3 |
2016-06-14 | [ARC] Add ldbit for nps | Graham Markall | 1 | -0/+5 |
2016-06-14 | [ARC] Add deep packet inspection instructions for nps | Graham Markall | 1 | -0/+6 |
2016-06-14 | [ARC] Add arithmetic and logic instructions for nps | Graham Markall | 1 | -0/+25 |
2016-06-10 | S/390: Dump unknown instructions according to their length. | Andreas Krebbel | 1 | -0/+10 |
2016-06-09 | Print symbol names in comments for LDS/STS disassembly. | Denis Chertykov | 1 | -0/+5 |
2016-06-07 | PowerPC VLE | Alan Modra | 1 | -0/+11 |
2016-06-07 | [ARM] Add command line option for RAS extension. | Matthew Wahab | 1 | -0/+5 |
2016-06-03 | Re-add support for lbarx, lharx, stbcx. and sthcx. insns back to the E6500 cpu. | Peter Bergner | 1 | -0/+6 |
2016-06-03 | Handle indirect branches for AMD64 and Intel64 | H.J. Lu | 1 | -0/+14 |
2016-06-02 | Add support for 48 and 64 bit ARC instructions. | Andrew Burgess | 1 | -0/+33 |
2016-06-01 | add more extern C | Trevor Saunders | 1 | -0/+5 |
2016-06-01 | Add support for some variants of the ARC nps400 rflt instruction. | Graham Markall | 1 | -0/+5 |
2016-05-31 | sh: make constant unsigned to avoid narrowing | Trevor Saunders | 1 | -0/+5 |
2016-05-29 | Add missing ChangeLog entries | H.J. Lu | 1 | -0/+10 |
2016-05-27 | Update x86 CPU_XXX_FLAGS handling | H.J. Lu | 1 | -0/+32 |
2016-05-27 | Replace CpuAMD64/CpuIntel64 with AMD64/Intel64 | H.J. Lu | 1 | -0/+18 |
2016-05-27 | Correct CpuMax in i386-opc.h | H.J. Lu | 1 | -0/+7 |
2016-05-27 | Improve the MSP430 disassembler's handling of memory read errors. | Nick Clifton | 1 | -0/+14 |
2016-05-26 | Add support for new POWER ISA 3.0 instructions. | Peter Bergner | 1 | -0/+5 |
2016-05-25 | Enable VREX for all AVX512 directives | H.J. Lu | 1 | -0/+9 |
2016-05-25 | Enable VREX for AVX512 directives | H.J. Lu | 1 | -0/+7 |
2016-05-25 | Reimplement .no87/.nommx/.nosse/.noavx directives | H.J. Lu | 1 | -0/+6 |
2016-05-23 | [ARC] Update instruction type and delay slot info. | Claudiu Zissulescu | 1 | -0/+12 |
2016-05-23 | [ARC] Add XY registers, update neg instruction. | Claudiu Zissulescu | 1 | -0/+4 |
2016-05-23 | [ARC] Rename "class" named attributes. | Claudiu Zissulescu | 1 | -0/+6 |
2016-05-23 | tic54x: rename typedef of struct symbol_ | Trevor Saunders | 1 | -0/+5 |