aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2015-06-01[AArch64] GAS support BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14Jiong Wang5-0/+25
2015-06-01[AArch64] GAS Support BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15Jiong Wang5-15/+42
2015-06-01x86/Intel: disassemble vcvt{,u}si2s{d,s} with correct operand orderJan Beulich7-432/+439
2015-06-01x86/Intel: accept mandated operand order for vcvt{,u}si2s{d,s}Jan Beulich3-72/+81
2015-05-28Compact EH SupportCatherine Moore35-151/+1547
2015-05-26xtensa: fix gas segfault with --text-section-literalsMax Filippov2-1/+15
2015-05-22Fixes: "gas/read.c:5087:12: error: left shift of negative"Nick Clifton2-1/+7
2015-05-20[AArch64] Sort relocation case labels alphabeticallyJiong Wang2-18/+25
2015-05-15Support AMD64/Intel ISAs in assembler/disassemblerH.J. Lu11-2/+100
2015-05-15Add -mshared option to x86 ELF assemblerH.J. Lu11-28/+219
2015-05-14Fix some PPC assembler errors.Peter Bergner7-9/+30
2015-05-14Don't add the zlib header to SHF_COMPRESSED sectionH.J. Lu2-13/+17
2015-05-13xtensa: fix gas trampolines regressionMax Filippov4-2/+20
2015-05-13Revert "Add -mno-shared to x86 assembler"H.J. Lu7-110/+0
2015-05-13Add missing ChangeLog entries for PR binutis/18386H.J. Lu1-0/+11
2015-05-11Default e_machine to EM_IAMCU for i?86-*-elfiamcuH.J. Lu3-1/+30
2015-05-11Add Intel MCU support to gasH.J. Lu18-6/+279
2015-05-09Ignore 0x66 prefix for call/jmp/jcc in 64-bit modeH.J. Lu6-6/+105
2015-05-08Change ARM symbol name verification code so that it only triggers when the fo...Nick Clifton6-35/+61
2015-05-08Add -mno-shared to x86 assemblerH.J. Lu7-0/+110
2015-05-07Optimize branches to non-weak symbols with visibilityH.J. Lu7-4/+137
2015-05-06gas: typo in comment fixed.Jose E. Marchesi2-1/+5
2015-05-06gas: added tests for the sparc natural instructions.Jose E. Marchesi5-5/+53
2015-05-06gas: support for the sparc %ncc condition codes register.Jose E. Marchesi9-2/+56
2015-05-06Update GAS documentation to note that dollar local labels are only supported ...Nick Clifton2-15/+23
2015-05-06[AArch64] Record instruction alignment for .inst directiveRenlin Li5-5/+30
2015-05-05[AARCH64] Positively emit symbols for alignmentRenlin Li7-14/+63
2015-05-05Add support to the MSP430 linker for the automatic placement of code and data...Nick Clifton2-14/+33
2015-05-05xtensa: optimize trampolines relaxationMax Filippov2-27/+207
2015-05-01Fix typos in previous patch.DJ Delorie2-6/+11
2015-05-01Remove i386_elf_emit_arch_noteH.J. Lu7-47/+23
2015-05-01Support ix86-*-elf*H.J. Lu2-1/+5
2015-04-30Make RL78 disassembler and simulator respect ISA for mul/divDJ Delorie4-7/+46
2015-04-30Use "else if" on cpu_arch_isaH.J. Lu2-1/+6
2015-04-30GAS ARM: Warn if the user creates a symbol with the same name as an instruction.Nick Clifton7-0/+82
2015-04-30Adds documentation of GAS's .zero directive.Nick Clifton2-0/+20
2015-04-29Fix an internal error in GAS when assembling a bogus piece of source code.Nick Clifton6-1/+31
2015-04-29Updates the description of GAS's .set directive, to note that for some target...Nick Clifton2-1/+14
2015-04-28[ARM]Positively emit symbols for alignmentRenlin Li5-22/+27
2015-04-28Fix compile time warnings about a local variable being used before it is set.Nick Clifton2-2/+9
2015-04-27opcodes/Peter Bergner8-140/+124
2015-04-27[AArch64] Don't try to align insn in non-executale sectionRenlin Li2-12/+16
2015-04-27S/390: z13 use GNU attribute to indicate vector ABIAndreas Krebbel2-0/+20
2015-04-27S/390: Fixes for z13 instructions.Andreas Krebbel3-6/+12
2015-04-24gas thunderx supportJim Wilson2-2/+9
2015-04-24[ARM]: Don't tail-pad over-aligned functions to the alignment boundary.Richard Earnshaw4-15/+18
2015-04-23Improve warning messages for la/dlaMatthew Fortune8-2/+27
2015-04-23Fix r6-branch-constraints test when run with n64 as default ABIMatthew Fortune2-1/+6
2015-04-23x86: disambiguate disassembly of certain AVX512 insnsJan Beulich7-480/+494
2015-04-23x86: don't require operand size specification for AVX512 broadcastsJan Beulich9-238/+258
generated by cgit v1.1 at 2024-11-17 15:49:12 +0000