aboutsummaryrefslogtreecommitdiff
path: root/gas/config
AgeCommit message (Expand)AuthorFilesLines
2015-07-24Fix the evaluation of RL78 complex relocs, by making immediate values be comp...Nick Clifton1-1/+14
2015-07-21[ARM] Support correctly spelled ARMv6KZ architecture namesMatthew Wahab1-4/+10
2015-07-16[AArch64][2/3] GAS support BFD_RELOC_AARCH64_TLSLD_ADR_PREL21Jiong Wang1-0/+15
2015-07-16[ARM] Add crypto-neon-fp-armv8.1 as an fpu optionMatthew Wahab1-0/+2
2015-07-16[ARM] Make human parsing of "processor does not support instruction in mode" ...James Greenhalgh1-3/+3
2015-07-15Make x86 Linux assembler default to gABI compliantH.J. Lu1-1/+1
2015-07-092015-07-09 Catherine Moore <clm@codesourcery.com>Catherine Moore1-0/+4
2015-07-08Define DIFF_EXPR_OK for avr target to allow PC relative difference relocation.Denis Chertykov2-2/+18
2015-07-03Remove ppc860, ppc750cl, ppc7450 insns from common ppc.Alan Modra1-1/+2
2015-07-01Opcodes and assembler support for Nios II R2Sandra Loosemore1-107/+1406
2015-07-01Add Nios II arch flags and compatibility testsSandra Loosemore2-2/+67
2015-06-30Add support for monitorx/mwaitx instructionsAmit Pawar1-0/+30
2015-06-30Add support for SADDR addressing to the RL78 port.Nick Clifton2-29/+28
2015-06-28Remove COMPRESS_DEBUG_ZLIBH.J. Lu1-1/+1
2015-06-19Allow for optional operands with non-zero default values.Peter Bergner1-1/+7
2015-06-18Add support for using the ADR alias in Thumb mode against nearby symbols.Nick Clifton1-0/+39
2015-06-18Fix the computation of the addends for an ARM_TLS_LE32 reloc.Nick Clifton1-2/+2
2015-06-17Fix compile warnings building previous delta in a 32-bit environment.Nick Clifton1-8/+32
2015-06-17Add support for converting LDR Rx,=<imm> to MOV or MVN in Thumb2 mode.Alessandro Marzocchi1-3/+55
2015-06-17Add support for converting VLDR <reg>,=<constant> to a VMOV instruction when ...Alessandro Marzocchi1-58/+159
2015-06-17gas: section name substitution sequenceNicolas Pitre1-0/+21
2015-06-15[AArch64] Gas add BFD_RELOC_AARCH64_LD64_GOTOFF_LO15 supportRenlin Li1-0/+11
2015-06-11tc-hppa.c: Speed up search for last labelJohn David Anglin1-50/+20
2015-06-08Fix RX GAS handling of integer bignums.Nick Clifton1-22/+29
2015-06-04Fix compile time warning for tc-h8300.c when using gcc 5+.Nick Clifton1-1/+1
2015-06-04[AArch64] Add support for ARMv8.1 command line optionMatthew Wahab1-0/+1
2015-06-04[ARM] Use frag's thumb_mode information when availableJiong Wang1-2/+6
2015-06-03[ARM] Support for ARMv8.1 command line optionMatthew Wahab1-0/+1
2015-06-02[ARM] Support for ARMv8.1 Adv.SIMD extensionMatthew Wahab1-0/+13
2015-06-02[ARM] Add support for ARMv8.1 PAN extensionMatthew Wahab1-0/+29
2015-06-02[AArch64] Support for ARMv8.1a Adv.SIMD instructionsMatthew Wahab1-0/+2
2015-06-02[AArch64] Support for ARMv8.1a Limited Ordering Regions extensionMatthew Wahab1-0/+1
2015-06-01[AArch64][GAS] Add support for PAN architecture extensionMatthew Wahab1-5/+17
2015-06-01[AArch64] GAS support BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14Jiong Wang1-0/+11
2015-06-01[AArch64] GAS Support BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15Jiong Wang1-0/+11
2015-05-28Compact EH SupportCatherine Moore3-3/+35
2015-05-26xtensa: fix gas segfault with --text-section-literalsMax Filippov1-1/+9
2015-05-20[AArch64] Sort relocation case labels alphabeticallyJiong Wang1-18/+18
2015-05-15Support AMD64/Intel ISAs in assembler/disassemblerH.J. Lu1-0/+22
2015-05-15Add -mshared option to x86 ELF assemblerH.J. Lu1-3/+32
2015-05-13xtensa: fix gas trampolines regressionMax Filippov1-2/+1
2015-05-13Revert "Add -mno-shared to x86 assembler"H.J. Lu1-17/+0
2015-05-11Default e_machine to EM_IAMCU for i?86-*-elfiamcuH.J. Lu1-1/+23
2015-05-11Add Intel MCU support to gasH.J. Lu2-3/+60
2015-05-08Change ARM symbol name verification code so that it only triggers when the fo...Nick Clifton2-34/+34
2015-05-08Add -mno-shared to x86 assemblerH.J. Lu1-0/+17
2015-05-07Optimize branches to non-weak symbols with visibilityH.J. Lu1-4/+20
2015-05-06gas: typo in comment fixed.Jose E. Marchesi1-1/+1
2015-05-06gas: support for the sparc %ncc condition codes register.Jose E. Marchesi1-2/+4
2015-05-06[AArch64] Record instruction alignment for .inst directiveRenlin Li1-5/+5
generated by cgit v1.1 at 2024-09-12 00:52:33 +0000