aboutsummaryrefslogtreecommitdiff
path: root/gas/config
AgeCommit message (Expand)AuthorFilesLines
2024-03-14aarch64: Remove B16B16, SVE2p1 and SME2p1Andrew Carlotti1-3/+0
2024-02-15x86: Display -msse-check= default as noneH.J. Lu1-1/+1
2024-02-13PowerPC: Add support for Power11 optionsPeter Bergner1-0/+2
2024-02-10x86-64: Add R_X86_64_CODE_6_GOTTPOFFH.J. Lu1-22/+80
2024-02-04LoongArch: gas: Fix the types of symbols referred with %le_*_r in the symtabXi Ruoyao1-0/+3
2024-02-02x86: Disallow instructions with length > 15 bytesH.J. Lu1-2/+2
2024-01-29LoongArch: update test cases about TLSNick Clifton1-3/+16
2024-01-26Backport commits 969f5c0e1 (LoongArch: gas: Add support for s9 register) and ...mengqinggang1-2/+5
2024-01-25LoongArch: gas: Start a new frag after instructions that can be relaxedmengqinggang1-5/+14
2024-01-25LoongArch: gas: Don't define LoongArch .alignmengqinggang1-13/+0
2024-01-25LoongArch: Do not emit R_LARCH_RELAX for two register macrosmengqinggang1-11/+34
2024-01-19x86/APX: VROUND{P,S}{S,D} can generally be encodedJan Beulich1-2/+4
2024-01-19x86: support APX forms of U{RD,WR}MSRJan Beulich1-3/+3
2024-01-15aarch64: rcpc3: New RCPC3_ADDR operand typesVictor Do Nascimento1-0/+65
2024-01-15aarch64: rcpc3: Add +rcpc3 architectural feature support flagVictor Do Nascimento1-0/+1
2024-01-15aarch64: Fix tlbi and tlbip instructionsAndrew Carlotti1-7/+11
2024-01-15aarch64: Refactor aarch64_sys_ins_reg_supported_pAndrew Carlotti1-3/+2
2024-01-15aarch64: Add SVE2.1 Contiguous load/store instructions.Srinath Parvathaneni1-0/+3
2024-01-15aarch64: Add SVE2.1 dupq, eorqv and extq instructions.Srinath Parvathaneni1-0/+2
2024-01-15aarch64: Add support for FEAT_SVE2p1.Srinath Parvathaneni1-0/+1
2024-01-15aarch64: Add support for FEAT_SME2p1 instructions.Srinath Parvathaneni1-0/+18
2024-01-15aarch64: Add support for FEAT_B16B16 instructions.Srinath Parvathaneni1-0/+1
2024-01-15gas: x86: synthesize CFI for hand-written asmIndu Bhagat3-0/+1152
2024-01-15opcodes: gas: x86: define and use Rex2 as attribute not constraintIndu Bhagat1-1/+1
2024-01-12aarch64: Add +xs flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +wfxt flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +rcpc2 flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +flagm2 flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +frintts flag for existing instructionsAndrew Carlotti1-0/+1
2024-01-12aarch64: Add +jscvt flag for existing fjcvtzs instructionAndrew Carlotti1-0/+1
2024-01-12aarch64: Fix option parsing to disallow prefixes of valid optionsAndrew Carlotti1-1/+3
2024-01-12aarch64: Add +fcma alias for +compnumAndrew Carlotti1-0/+2
2024-01-12aarch64: Fix +lse feature flag dependencyAndrew Carlotti1-1/+1
2024-01-12x86: Fix indentation and use true/false instead of 1/0Cui, Lili1-14/+14
2024-01-09x86: add missing APX logic to cpu_flags_match()Jan Beulich1-0/+24
2024-01-09x86: FMA insns aren't eligible to VEX2 encodingJan Beulich1-0/+2
2024-01-09aarch64: Add support for 128-bit system register mrrs and msrr insnsVictor Do Nascimento1-4/+9
2024-01-09aarch64: Implement TLBIP 128-bit instructionVictor Do Nascimento1-0/+1
2024-01-09aarch64: Apply narrowing of allowed immediate values for SYSPVictor Do Nascimento1-1/+17
2024-01-09aarch64: Add support for optional operand pairsVictor Do Nascimento1-2/+17
2024-01-09aarch64: Add support for xzr register in register pair operandsVictor Do Nascimento1-0/+1
2024-01-09aarch64: Add +d128 architectural feature supportVictor Do Nascimento1-0/+2
2024-01-08arm: Add support for Armv8.9-A and Armv9.4-Asrinath1-0/+6
2024-01-05Add AMD znver5 processor supportTejas Joshi1-0/+1
2024-01-05x86: corrections to CPU attribute/flags splittingJan Beulich1-3/+16
2024-01-05z80: drop .bss overrideJan Beulich1-10/+0
2024-01-05visium: drop .bss and .skip overridesJan Beulich1-22/+1
2024-01-05v850: drop .bss overrideJan Beulich1-5/+0
2024-01-05score: drop .bss overrideJan Beulich2-48/+2
2024-01-05s390: drop .bss overrideJan Beulich1-12/+0