diff options
| author | Paul Brook <paul@codesourcery.com> | 2006-09-05 14:07:22 +0000 |
|---|---|---|
| committer | Paul Brook <paul@codesourcery.com> | 2006-09-05 14:07:22 +0000 |
| commit | 428e3f1f4e7539e2706c12f2f2880c42a7948a92 (patch) | |
| tree | 6ccc35c2315d7141514d0071c7378d0ab29714ab /opcodes | |
| parent | 91bb255c67ce378e25576a12e6b24929c45c92fc (diff) | |
| download | fsf-binutils-gdb-428e3f1f4e7539e2706c12f2f2880c42a7948a92.zip fsf-binutils-gdb-428e3f1f4e7539e2706c12f2f2880c42a7948a92.tar.gz fsf-binutils-gdb-428e3f1f4e7539e2706c12f2f2880c42a7948a92.tar.bz2 | |
2006-09-04 Paul Brook <paul@codesourcery.com>
gas/
* config/tc-arm.c (do_neon_dyadic_if_i): Remove.
(do_neon_dyadic_if_i_d): Avoid setting U bit.
(do_neon_mac_maybe_scalar): Ditto.
(do_neon_dyadic_narrow): Force operand type to NT_integer.
(insns): Remove out of date comments.
gas/testsuite/
* gas/arm/neon-cov.s: Test .u and .s aliases for .i suffixes.
* gas/arm/neon-cov.d: Adjust expected output.
opcodes/
* arm-dis.c (neon_opcode): Fix suffix on VMOVN.
Diffstat (limited to 'opcodes')
| -rw-r--r-- | opcodes/ChangeLog | 4 | ||||
| -rw-r--r-- | opcodes/arm-dis.c | 2 |
2 files changed, 5 insertions, 1 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index ac61f93..290b8d4 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,7 @@ +2006-09-04 Paul Brook <paul@codesourcery.com> + + * arm-dis.c (neon_opcode): Fix suffix on VMOVN. + 2006-08-23 H.J. Lu <hongjiu.lu@intel.com> * i386-dis.c (three_byte_table): Expand to 256 elements. diff --git a/opcodes/arm-dis.c b/opcodes/arm-dis.c index 147e149..45e5da7 100644 --- a/opcodes/arm-dis.c +++ b/opcodes/arm-dis.c @@ -475,7 +475,7 @@ static const struct opcode32 neon_opcodes[] = {FPU_NEON_EXT_V1, 0xf3b00500, 0xffbf0f90, "vcnt%c.8\t%12-15,22R, %0-3,5R"}, {FPU_NEON_EXT_V1, 0xf3b00580, 0xffbf0f90, "vmvn%c\t%12-15,22R, %0-3,5R"}, {FPU_NEON_EXT_V1, 0xf3b20000, 0xffbf0f90, "vswp%c\t%12-15,22R, %0-3,5R"}, - {FPU_NEON_EXT_V1, 0xf3b20200, 0xffb30fd0, "vmovn%c.i%18-19S2\t%12-15,22D, %0-3,5Q"}, + {FPU_NEON_EXT_V1, 0xf3b20200, 0xffb30fd0, "vmovn%c.i%18-19T2\t%12-15,22D, %0-3,5Q"}, {FPU_NEON_EXT_V1, 0xf3b20240, 0xffb30fd0, "vqmovun%c.s%18-19T2\t%12-15,22D, %0-3,5Q"}, {FPU_NEON_EXT_V1, 0xf3b20280, 0xffb30fd0, "vqmovn%c.s%18-19T2\t%12-15,22D, %0-3,5Q"}, {FPU_NEON_EXT_V1, 0xf3b202c0, 0xffb30fd0, "vqmovn%c.u%18-19T2\t%12-15,22D, %0-3,5Q"}, |