aboutsummaryrefslogtreecommitdiff
path: root/opcodes
diff options
context:
space:
mode:
authorRobert Suchanek <robert.suchanek@imgtec.com>2015-08-10 08:57:31 +0100
committerRobert Suchanek <robert.suchanek@imgtec.com>2015-08-10 09:14:07 +0100
commit75fb7498c25ba89262867abe5340a8d38f1e19cd (patch)
tree59e19e7a21510ce87aa372bce08e1f53e4e2b8d7 /opcodes
parent2bc6d61bf3e4935921ae2612b3c6cd0604428960 (diff)
downloadfsf-binutils-gdb-75fb7498c25ba89262867abe5340a8d38f1e19cd.zip
fsf-binutils-gdb-75fb7498c25ba89262867abe5340a8d38f1e19cd.tar.gz
fsf-binutils-gdb-75fb7498c25ba89262867abe5340a8d38f1e19cd.tar.bz2
Add SIGRIE instruction for MIPS R6
opcodes/ * mips-opc.c (mips_builtin_opcodes): Add "sigrie". gas/testsuite/ * gas/mips/r6.s: Add tests for "sigrie". * gas/mips/r6.d: Check for "sigrie". * gas/mips/r6-n32.d: Likewise. * gas/mips/r6-n64.d: Likewise.
Diffstat (limited to 'opcodes')
-rw-r--r--opcodes/ChangeLog4
-rw-r--r--opcodes/mips-opc.c1
2 files changed, 5 insertions, 0 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 995deae..4638e15 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,7 @@
+2015-08-10 Robert Suchanek <robert.suchanek@imgtec.com>
+
+ * mips-opc.c (mips_builtin_opcodes): Add "sigrie".
+
2015-08-07 Amit Pawar <Amit.Pawar@amd.com>
* i386-gen.c: Remove CpuFMA4 from CPU_ZNVER1_FLAGS.
diff --git a/opcodes/mips-opc.c b/opcodes/mips-opc.c
index a0b0e26..7349ade 100644
--- a/opcodes/mips-opc.c
+++ b/opcodes/mips-opc.c
@@ -1858,6 +1858,7 @@ const struct mips_opcode mips_builtin_opcodes[] =
{"shfl.repa.qh", "X,Y,Z", 0x7b20001f, 0xffe0003f, WR_1|RD_2|RD_3|FP_D, 0, 0, MX, 0 },
{"shfl.repb.qh", "X,Y,Z", 0x7ba0001f, 0xffe0003f, WR_1|RD_2|RD_3|FP_D, 0, 0, MX, 0 },
{"shfl.upsl.ob", "X,Y,Z", 0x78c0001f, 0xffe0003f, WR_1|RD_2|RD_3|FP_D, 0, SB1, MX, 0 },
+{"sigrie", "u", 0x41700000, 0xffff0000, TRAP, 0, I37, 0, 0 },
{"sle", "d,v,t", 0, (int) M_SLE, INSN_MACRO, 0, I1, 0, 0 },
{"sle", "d,v,I", 0, (int) M_SLE_I, INSN_MACRO, 0, I1, 0, 0 },
{"sle", "S,T", 0x46a0003e, 0xffe007ff, RD_1|RD_2|WR_CC|FP_D, 0, IL2E, 0, 0 },