diff options
| author | Frank Ch. Eigler <fche@redhat.com> | 1998-05-07 15:34:13 +0000 |
|---|---|---|
| committer | Frank Ch. Eigler <fche@redhat.com> | 1998-05-07 15:34:13 +0000 |
| commit | 01c6e45fe7c0ada61f4aa335843ca250542d0770 (patch) | |
| tree | 710f358eb8b0f9209e9749a455151e7d30ef797e /opcodes | |
| parent | 40f0c904981b102fba67110c8f4a0f18b0d3d373 (diff) | |
| download | fsf-binutils-gdb-01c6e45fe7c0ada61f4aa335843ca250542d0770.zip fsf-binutils-gdb-01c6e45fe7c0ada61f4aa335843ca250542d0770.tar.gz fsf-binutils-gdb-01c6e45fe7c0ada61f4aa335843ca250542d0770.tar.bz2 | |
* First batch of fixes for sky PR 15853 (20-bit break/sdbbp)
Diffstat (limited to 'opcodes')
| -rw-r--r-- | opcodes/ChangeLog | 7 | ||||
| -rw-r--r-- | opcodes/mips-opc.c | 8 |
2 files changed, 12 insertions, 3 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index c4e1692..6b0a753 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,10 @@ +Thu May 7 09:33:02 1998 Frank Ch. Eigler <fche@cygnus.com> + + * mips-opc.c (break, sdbbp): Added two-operand variety of ISA1 + instructions to set bottom ten bits of break code. + * mips-dis.c (print_insn_arg): Implement 'q' operand format used + for above optional argument. + start-sanitize-cygnus Wed May 6 14:47:17 1998 Doug Evans <devans@seba.cygnus.com> diff --git a/opcodes/mips-opc.c b/opcodes/mips-opc.c index b2f7218..d5a1520 100644 --- a/opcodes/mips-opc.c +++ b/opcodes/mips-opc.c @@ -236,7 +236,8 @@ const struct mips_opcode mips_builtin_opcodes[] = { {"bnel", "s,t,p", 0x54000000, 0xfc000000, CBL|RD_s|RD_t, I2|T3 }, {"bnel", "s,I,p", 0, (int) M_BNEL_I, INSN_MACRO, I2 }, {"break", "", 0x0000000d, 0xffffffff, TRAP, I1 }, -{"break", "c", 0x0000000d, 0xfc00003f, TRAP, I1 }, +{"break", "c", 0x0000000d, 0xfc00ffff, TRAP, I1 }, +{"break", "c,q", 0x0000000d, 0xfc00003f, TRAP, I1 }, {"c.f.d", "S,T", 0x46200030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 }, {"c.f.d", "M,S,T", 0x46200030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4 }, {"c.f.s", "S,T", 0x46000030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 }, @@ -682,7 +683,7 @@ const struct mips_opcode mips_builtin_opcodes[] = { {"msub.d", "D,R,S,T", 0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 }, {"msub.s", "D,R,S,T", 0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 }, /* start-sanitize-r5900 */ -{"msub.s", "D,S,T", 0x4600001d, 0xffe007ff, WR_D|RD_S|RD_T|FP_S, T5 }, +{"msub.s", "D,S,T", 0x4600001d, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, T5 }, /* end-sanitize-r5900 */ {"msub", "s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO,L1 }, {"msubu", "s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO,L1 }, @@ -939,7 +940,8 @@ const struct mips_opcode mips_builtin_opcodes[] = { {"sd", "t,o(b)", 0, (int) M_SD_OB, INSN_MACRO, I1 }, {"sd", "t,A(b)", 0, (int) M_SD_AB, INSN_MACRO, I1 }, {"sdbbp", "", 0x0000000e, 0xffffffff, TRAP, G2 }, -{"sdbbp", "c", 0x0000000e, 0xfc00003f, TRAP, G2 }, +{"sdbbp", "c", 0x0000000e, 0xfc00ffff, TRAP, G2 }, +{"sdbbp", "c,q", 0x0000000e, 0xfc00003f, TRAP, G2 }, {"sdc1", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 }, {"sdc1", "E,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 }, {"sdc1", "T,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, I2 }, |