diff options
| author | Nick Clifton <nickc@redhat.com> | 2005-11-08 16:16:47 +0000 |
|---|---|---|
| committer | Nick Clifton <nickc@redhat.com> | 2005-11-08 16:16:47 +0000 |
| commit | dbb33a874e08857483099583e1d68240cd2fe453 (patch) | |
| tree | 1960b6d3b6054a82cede44c85ca76458a36269dd /opcodes/m32c-desc.c | |
| parent | 4fa6945e82654828587750f5c85ce30b88f91886 (diff) | |
| download | fsf-binutils-gdb-dbb33a874e08857483099583e1d68240cd2fe453.zip fsf-binutils-gdb-dbb33a874e08857483099583e1d68240cd2fe453.tar.gz fsf-binutils-gdb-dbb33a874e08857483099583e1d68240cd2fe453.tar.bz2 | |
* m32c-desc.c: Regenerated.
Diffstat (limited to 'opcodes/m32c-desc.c')
| -rw-r--r-- | opcodes/m32c-desc.c | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/opcodes/m32c-desc.c b/opcodes/m32c-desc.c index 12b9a1b..5485965 100644 --- a/opcodes/m32c-desc.c +++ b/opcodes/m32c-desc.c @@ -19263,27 +19263,27 @@ static const CGEN_IBASE m32c_cgen_insn_table[MAX_INSNS] = /* not.b:s r0l */ { M32C_INSN_NOT16_B_S_DST16_3_S_R0L_DIRECT_QI, "not16.b.s-dst16-3-S-R0l-direct-QI", "not.b:s", 8, - { 0, { (1<<MACH_BASE), (1<<ISA_M16C) } } + { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } } }, /* not.b:s r0h */ { M32C_INSN_NOT16_B_S_DST16_3_S_R0H_DIRECT_QI, "not16.b.s-dst16-3-S-R0h-direct-QI", "not.b:s", 8, - { 0, { (1<<MACH_BASE), (1<<ISA_M16C) } } + { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } } }, /* not.b:s ${Dsp-8-u8}[sb] */ { M32C_INSN_NOT16_B_S_DST16_3_S_8_8_SB_RELATIVE_QI, "not16.b.s-dst16-3-S-8-8-SB-relative-QI", "not.b:s", 16, - { 0, { (1<<MACH_BASE), (1<<ISA_M16C) } } + { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } } }, /* not.b:s ${Dsp-8-s8}[fb] */ { M32C_INSN_NOT16_B_S_DST16_3_S_8_8_FB_RELATIVE_QI, "not16.b.s-dst16-3-S-8-8-FB-relative-QI", "not.b:s", 16, - { 0, { (1<<MACH_BASE), (1<<ISA_M16C) } } + { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } } }, /* not.b:s ${Dsp-8-u16} */ { M32C_INSN_NOT16_B_S_DST16_3_S_8_16_ABSOLUTE_QI, "not16.b.s-dst16-3-S-8-16-absolute-QI", "not.b:s", 24, - { 0, { (1<<MACH_BASE), (1<<ISA_M16C) } } + { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } } }, /* not.w${G} $Dst32RnUnprefixedHI */ { |