aboutsummaryrefslogtreecommitdiff
path: root/opcodes/lm32-ibld.c
diff options
context:
space:
mode:
authorDoug Evans <dje@google.com>2010-01-06 05:30:19 +0000
committerDoug Evans <dje@google.com>2010-01-06 05:30:19 +0000
commitfe8afbc48fd3fba73600670fd2b0fcbfd45c440a (patch)
treec9237754fd594908f3f099468e86daa793096487 /opcodes/lm32-ibld.c
parent7c5b2b7a2509d8cdf94a59cbbb44c13cbe6c6183 (diff)
downloadfsf-binutils-gdb-fe8afbc48fd3fba73600670fd2b0fcbfd45c440a.zip
fsf-binutils-gdb-fe8afbc48fd3fba73600670fd2b0fcbfd45c440a.tar.gz
fsf-binutils-gdb-fe8afbc48fd3fba73600670fd2b0fcbfd45c440a.tar.bz2
cpu/
* m32c.cpu (f-dsp-32-u24): Fix mode of extract handler. (f-dsp-40-u20, f-dsp-40-u24): Ditto. opcodes/ * cgen-ibld.in: #include "cgen/basic-modes.h". * fr30-ibld.c, * frv-ibld.c, * ip2k-ibld.c, * iq2000-ibld.c, * lm32-ibld.c, * m32c-ibld.c, * m32r-ibld.c, * mep-ibld.c, * mt-ibld.c, * openrisc-ibld.c, * xc16x-ibld.c, * xstormy16-ibld.c: Regenerate.
Diffstat (limited to 'opcodes/lm32-ibld.c')
-rw-r--r--opcodes/lm32-ibld.c9
1 files changed, 5 insertions, 4 deletions
diff --git a/opcodes/lm32-ibld.c b/opcodes/lm32-ibld.c
index d3e4e6f..c9f8229 100644
--- a/opcodes/lm32-ibld.c
+++ b/opcodes/lm32-ibld.c
@@ -33,6 +33,7 @@
#include "symcat.h"
#include "lm32-desc.h"
#include "lm32-opc.h"
+#include "cgen/basic-modes.h"
#include "opintl.h"
#include "safe-ctype.h"
@@ -568,14 +569,14 @@ lm32_cgen_insert_operand (CGEN_CPU_DESC cd,
case LM32_OPERAND_BRANCH :
{
long value = fields->f_branch;
- value = ((int) (((value) - (pc))) >> (2));
+ value = ((SI) (((value) - (pc))) >> (2));
errmsg = insert_normal (cd, value, 0|(1<<CGEN_IFLD_SIGNED)|(1<<CGEN_IFLD_PCREL_ADDR), 0, 15, 16, 32, total_length, buffer);
}
break;
case LM32_OPERAND_CALL :
{
long value = fields->f_call;
- value = ((int) (((value) - (pc))) >> (2));
+ value = ((SI) (((value) - (pc))) >> (2));
errmsg = insert_normal (cd, value, 0|(1<<CGEN_IFLD_SIGNED)|(1<<CGEN_IFLD_PCREL_ADDR), 0, 25, 26, 32, total_length, buffer);
}
break;
@@ -671,7 +672,7 @@ lm32_cgen_extract_operand (CGEN_CPU_DESC cd,
{
long value;
length = extract_normal (cd, ex_info, insn_value, 0|(1<<CGEN_IFLD_SIGNED)|(1<<CGEN_IFLD_PCREL_ADDR), 0, 15, 16, 32, total_length, pc, & value);
- value = ((pc) + (((int) (((value) << (16))) >> (14))));
+ value = ((pc) + (((SI) (((value) << (16))) >> (14))));
fields->f_branch = value;
}
break;
@@ -679,7 +680,7 @@ lm32_cgen_extract_operand (CGEN_CPU_DESC cd,
{
long value;
length = extract_normal (cd, ex_info, insn_value, 0|(1<<CGEN_IFLD_SIGNED)|(1<<CGEN_IFLD_PCREL_ADDR), 0, 25, 26, 32, total_length, pc, & value);
- value = ((pc) + (((int) (((value) << (6))) >> (4))));
+ value = ((pc) + (((SI) (((value) << (6))) >> (4))));
fields->f_call = value;
}
break;