aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-dis-evex.h
diff options
context:
space:
mode:
authorIgor Tsimbalist <igor.v.tsimbalist@intel.com>2017-10-20 22:52:59 +0300
committerIgor Tsimbalist <igor.v.tsimbalist@intel.com>2017-10-23 15:58:07 +0300
commit53467f5707ec796c0490d55e74854258a78013f8 (patch)
treeda0d8ffc09bed88b35d42d7bc3acb00020a8b044 /opcodes/i386-dis-evex.h
parentf6af9f3428fa86030ba8ecd2da7d11e4ee1ed989 (diff)
downloadfsf-binutils-gdb-53467f5707ec796c0490d55e74854258a78013f8.zip
fsf-binutils-gdb-53467f5707ec796c0490d55e74854258a78013f8.tar.gz
fsf-binutils-gdb-53467f5707ec796c0490d55e74854258a78013f8.tar.bz2
Enable Intel AVX512_VBMI2 instructions.
Intel has disclosed a set of new instructions. The spec is https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf gas/ * config/tc-i386.c (cpu_arch): Add .avx512_vbmi2. (cpu_noarch): noavx512_vbmi2. * doc/c-i386.texi: Document .avx512_vbmi2, noavx512_vbmi2. * testsuite/gas/i386/i386.exp: Add AVX512_VBMI2 tests. * testsuite/gas/i386/avx512vbmi2-intel.d: New test. * testsuite/gas/i386/avx512vbmi2.d: Likewise. * testsuite/gas/i386/avx512vbmi2.s: Likewise. * testsuite/gas/i386/avx512vbmi2_vl-intel.d: Likewise. * testsuite/gas/i386/avx512vbmi2_vl.d: Likewise. * testsuite/gas/i386/avx512vbmi2_vl.s: Likewise. * testsuite/gas/i386/x86-64-avx512vbmi2-intel.d: Likewise. * testsuite/gas/i386/x86-64-avx512vbmi2.d: Likewise. * testsuite/gas/i386/x86-64-avx512vbmi2.s: Likewise. * testsuite/gas/i386/x86-64-avx512vbmi2_vl-intel.d: Likewise. * testsuite/gas/i386/x86-64-avx512vbmi2_vl.d: Likewise. * testsuite/gas/i386/x86-64-avx512vbmi2_vl.s: Likewise. opcodes/ * i386-dis.c (enum): Add b_scalar_mode, w_scalar_mode. Define EXbScalar and EXwScalar for OP_EX. (enum): Add PREFIX_EVEX_0F3862, PREFIX_EVEX_0F3863, PREFIX_EVEX_0F3870, PREFIX_EVEX_0F3871, PREFIX_EVEX_0F3872, PREFIX_EVEX_0F3873, PREFIX_EVEX_0F3A70, PREFIX_EVEX_0F3A71, PREFIX_EVEX_0F3A72, PREFIX_EVEX_0F3A73. (enum): Add EVEX_W_0F3862_P_2, EVEX_W_0F3863_P_2, EVEX_W_0F3870_P_2, EVEX_W_0F3871_P_2, EVEX_W_0F3872_P_2, EVEX_W_0F3873_P_2, EVEX_W_0F3A70_P_2, EVEX_W_0F3A71_P_2, EVEX_W_0F3A72_P_2, EVEX_W_0F3A73_P_2. (intel_operand_size): Handle b_scalar_mode and w_scalar_mode. (OP_E_memory): Likewise. * i386-dis-evex.h: Updated. * i386-gen.c (cpu_flag_init): Add CPU_AVX512_VBMI2, CPU_ANY_AVX512_VBMI2_FLAGS. Update CPU_ANY_AVX512F_FLAGS. (cpu_flags): Add CpuAVX512_VBMI2. * i386-opc.h (enum): Add CpuAVX512_VBMI2. (i386_cpu_flags): Add cpuavx512_vbmi2. * i386-opc.tbl: Add Intel AVX512_VBMI2 instructions. * i386-init.h: Regenerate. * i386-tbl.h: Likewise.
Diffstat (limited to 'opcodes/i386-dis-evex.h')
-rw-r--r--opcodes/i386-dis-evex.h130
1 files changed, 120 insertions, 10 deletions
diff --git a/opcodes/i386-dis-evex.h b/opcodes/i386-dis-evex.h
index c119f55..3c1993e 100644
--- a/opcodes/i386-dis-evex.h
+++ b/opcodes/i386-dis-evex.h
@@ -405,8 +405,8 @@ static const struct dis386 evex_table[][256] = {
/* 60 */
{ Bad_Opcode },
{ Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3862) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3863) },
{ PREFIX_TABLE (PREFIX_EVEX_0F3864) },
{ PREFIX_TABLE (PREFIX_EVEX_0F3865) },
{ PREFIX_TABLE (PREFIX_EVEX_0F3866) },
@@ -421,10 +421,10 @@ static const struct dis386 evex_table[][256] = {
{ Bad_Opcode },
{ Bad_Opcode },
/* 70 */
- { Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3870) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3871) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3872) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3873) },
{ Bad_Opcode },
{ PREFIX_TABLE (PREFIX_EVEX_0F3875) },
{ PREFIX_TABLE (PREFIX_EVEX_0F3876) },
@@ -712,10 +712,10 @@ static const struct dis386 evex_table[][256] = {
{ Bad_Opcode },
{ Bad_Opcode },
/* 70 */
- { Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3A70) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3A71) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3A72) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F3A73) },
{ Bad_Opcode },
{ Bad_Opcode },
{ Bad_Opcode },
@@ -2049,6 +2049,18 @@ static const struct dis386 evex_table[][256] = {
{ Bad_Opcode },
{ VEX_W_TABLE (EVEX_W_0F385B_P_2) },
},
+ /* PREFIX_EVEX_0F3862 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3862_P_2) },
+ },
+ /* PREFIX_EVEX_0F3863 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3863_P_2) },
+ },
/* PREFIX_EVEX_0F3864 */
{
{ Bad_Opcode },
@@ -2067,6 +2079,30 @@ static const struct dis386 evex_table[][256] = {
{ Bad_Opcode },
{ VEX_W_TABLE (EVEX_W_0F3866_P_2) },
},
+ /* PREFIX_EVEX_0F3870 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3870_P_2) },
+ },
+ /* PREFIX_EVEX_0F3871 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3871_P_2) },
+ },
+ /* PREFIX_EVEX_0F3872 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3872_P_2) },
+ },
+ /* PREFIX_EVEX_0F3873 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3873_P_2) },
+ },
/* PREFIX_EVEX_0F3875 */
{
{ Bad_Opcode },
@@ -2761,6 +2797,30 @@ static const struct dis386 evex_table[][256] = {
{ Bad_Opcode },
{ VEX_W_TABLE (EVEX_W_0F3A67_P_2) },
},
+ /* PREFIX_EVEX_0F3A70 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3A70_P_2) },
+ },
+ /* PREFIX_EVEX_0F3A71 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3A71_P_2) },
+ },
+ /* PREFIX_EVEX_0F3A72 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3A72_P_2) },
+ },
+ /* PREFIX_EVEX_0F3A73 */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { VEX_W_TABLE (EVEX_W_0F3A73_P_2) },
+ },
#endif /* NEED_PREFIX_TABLE */
#ifdef NEED_VEX_W_TABLE
@@ -3607,11 +3667,41 @@ static const struct dis386 evex_table[][256] = {
{ "vbroadcasti32x8", { XM, EXxmmq }, 0 },
{ "vbroadcasti64x4", { XM, EXymm }, 0 },
},
+ /* EVEX_W_0F3862_P_2 */
+ {
+ { "vpexpandb", { XM, EXbScalar }, 0 },
+ { "vpexpandw", { XM, EXwScalar }, 0 },
+ },
+ /* EVEX_W_0F3863_P_2 */
+ {
+ { "vpcompressb", { EXbScalar, XM }, 0 },
+ { "vpcompressw", { EXwScalar, XM }, 0 },
+ },
/* EVEX_W_0F3866_P_2 */
{
{ "vpblendmb", { XM, Vex, EXx }, 0 },
{ "vpblendmw", { XM, Vex, EXx }, 0 },
},
+ /* EVEX_W_0F3870_P_2 */
+ {
+ { Bad_Opcode },
+ { "vpshldvw", { XM, Vex, EXx }, 0 },
+ },
+ /* EVEX_W_0F3871_P_2 */
+ {
+ { "vpshldvd", { XM, Vex, EXx }, 0 },
+ { "vpshldvq", { XM, Vex, EXx }, 0 },
+ },
+ /* EVEX_W_0F3872_P_2 */
+ {
+ { Bad_Opcode },
+ { "vpshrdvw", { XM, Vex, EXx }, 0 },
+ },
+ /* EVEX_W_0F3873_P_2 */
+ {
+ { "vpshrdvd", { XM, Vex, EXx }, 0 },
+ { "vpshrdvq", { XM, Vex, EXx }, 0 },
+ },
/* EVEX_W_0F3875_P_2 */
{
{ "vpermi2b", { XM, Vex, EXx }, 0 },
@@ -3837,6 +3927,26 @@ static const struct dis386 evex_table[][256] = {
{ "vfpclassss", { XMask, EXxmm_md, Ib }, 0 },
{ "vfpclasssd", { XMask, EXxmm_mq, Ib }, 0 },
},
+ /* EVEX_W_0F3A70_P_2 */
+ {
+ { Bad_Opcode },
+ { "vpshldw", { XM, Vex, EXx, Ib }, 0 },
+ },
+ /* EVEX_W_0F3A71_P_2 */
+ {
+ { "vpshldd", { XM, Vex, EXx, Ib }, 0 },
+ { "vpshldq", { XM, Vex, EXx, Ib }, 0 },
+ },
+ /* EVEX_W_0F3A72_P_2 */
+ {
+ { Bad_Opcode },
+ { "vpshrdw", { XM, Vex, EXx, Ib }, 0 },
+ },
+ /* EVEX_W_0F3A73_P_2 */
+ {
+ { "vpshrdd", { XM, Vex, EXx, Ib }, 0 },
+ { "vpshrdq", { XM, Vex, EXx, Ib }, 0 },
+ },
#endif /* NEED_VEX_W_TABLE */
#ifdef NEED_MOD_TABLE
{